PCA CORP LANCASTER PA SSO-ELECTRO-OPTICS AND DEVICES F/G 9/1 WANNFACTURING METHODS AND TECHNOLOGY MEASURE FOR FABRICATION OF--E-C(U) AD-A092 078 DAAK70-78-C-0120 SEP 80 B B ADAMS: M F DEVITO: R E REED UNCLASSIF IED 1.+ 2 %,4.-.


	REPORT DOCUMENTATION	READ INSTRUCTIONS BEFORE COMPLETING FORM	
	1. REPORT NUMBER	2. GOVT ACCESSION NO. AD-AD92	3. RECIPIENTS CAPALOG NUMBER
	Manufacturing Methods and Tec Measure for Fabrication of Si calent Rectifier	ilicon Trans-	Final Technical Report 30 June 178-31 March 6. PERFORMING ORG. REPORT NUMBER
5	B. B. Adams M. F. DeVito	16	DAAK70-78-C-0120
	R. E./Reed REA Corporation NAME AND ADDRESS BCA Corporation SSD-Electro Optics & Devices New Holland Avenue Legal 17604		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Final Technical Report
	Lancaster, PA 17604 CONTROLLING OFFICE NAME AND ADDRESS U. S. Army Mobility Equipment Procurement and Production D: Fort Belvoir, VA 22060	t R&D Command irectorate	Sep 989
	14. MONITORING AGENCY NAME & ADDRESS(II differen	i from Controlling Office)	15. SECURITY CLASS. (of this report) Unclassified 15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
	the information presented is manufacture or sell the device of the device of the abstract entered of the abstract entered	ce described w	ithout permission.
	18. SUPPLEMENTARY NOTES		
	Ion Implanted "Go",	nd Identify by block number) tical Analysis "No-Go" Gauge l Resistance Isothermal	Production Engineering High Current Rectifier Heat-Pipe Cooling High Voltage Rectifier Solid State Device
1	RCA has successfully completed the devices under this contract. This	fabrication and report thoroughl	testing of fifteen sample y describes and discusses and test results; and con-

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered

DD 1 JAN 73 1473 EDITION OF 1 NOV 68 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

This report thoroughly describes the test results as well as the basis for selecting the prototype design. It also includes a picture or block diagram of each test circuit utilized. All devices passed all inspections with a yield of 100%.



MANUFACTURING METHODS AND TECHNOLOGY MEASURE FOR FABRICATION OF SILICON TRANSCALENT RECTIFIER

Final Technical Report

Period Covered: 30 June, 1978 through 31 March, 1980

Purpose of Study: The objective of this Manufacturing and Methods Measure is to establish the technology needed to fabricate Silicon Transcalent Rectifiers.

Contract No. DAAK70-78-C-0120

Prepared by:

B. B. Adams

M, F. DeVito

R. E. Reed

ABSTRACT

RCA has successfully completed the fabrication and testing of fifteen sample devices under this contract. This report thoroughly describes and discusses the assembly and process procedures; test circuits and test results; and configuration management procedure. It also includes numerous detailed drawings and graphs to futher illustrate the ingenuity of this Silicon Transcalent Rectifier.

This report thoroughly describes the test results as well as the basis for selecting the prototype design. It also includes a picture or block diagram of each test circuit utilized. All devices passed all inspections with a yield of 100%.

TABLE OF CONTENTS

Descript	ion		Page No.
Form DD	L 473		
Title Pa	age		
Abstract			i
Table of	Con	tents	ii
List of	Illu	strations	vi
List of	Tabl	es	ix
I. Intr	coduc	tion	1
II. Dev	/ice		2
A.	Des	cription of the Structure	2
III. Pro	cess	and Fabrication Improvements	; 6
A.	Eng	ineering Phase	6
	1.	Silicon Wafer Process Improvement	6
		a. Initial Cleaning Investigation	6
		b. Dopant Deposition	6
		c. Starting Silicon Material	11
	2.	Silicon Wafer Metallizing, Contouring and Electrical Testing	11
	3.	Palladium Evaporation	13
	4.	CVD Tungsten Metallizing	13
	5.	Nickel Electroplating	13
	6.	Contouring to Produce the Chip	15
	7.	Solder Dipping	15
	8.	Chemical Etching of the Junction	15
	9.	Electrical Quality Listing of the Chip	16
	10.	Heat-Pipe Assembly	16
		a. Heat-Pipe Design Features	16
		b. Pre-fabricated Heat-Pipes	17

TABLE OF CONTENTS (Continued)

Description	Page No.
11. Lapping the Molybdenum Disc	19
12. High Strength Wick	20
13. Other Transcalent Envelope Parts	23
a. Stud	23
b. Parts Machining Refinement	23
c. Low Temperature Environment Solution	24
14. Rectifier Assembly and Processing	24
a. Soldering Chip to Heat-Pipe	24
b. Heliarc Welding	27
c. Exhaust and Backfill Chambers	27
d. Finishing Operations	28
e. Details	28
15. Physical Insepction	28
B. Confirmatory Phase	30
1. Ion Implantation	30
2. Webless Wicked	31
3. Tungsten Button - Convoluted	31
4. Tungsten Button - Non-convoluted	31
5. Conclusion	34
IV. Electrical, Mechanical, Thermal and Environmental Inspection Test Program	L 34
A. Engineering Phase	34
1. Group A Inspection	34
a. Subgroup 1	34
b. Subgroup 2	34
c. Subgroup 3	38
d. Subgroup 4	38

TABLE OF CONTENTS (CONTINUED)

Description		Page No.
2.	Group B Inspection	40
	a. Subgroup 1	40
	b. Subgroup 2	40
	c. Subgroup 3	41
3.	Group C Inspection	41
	a. Subgroup 1	41
	b. Subgroup 2	41
	c. Subgroup 3	41
	d. Subgroup 4	42
	e. Subgroup 5	43
4.	General Data	43
5.	Ion Implanted Samples	50
B. Con	firmatory Phase	50
1.	Group A Inspection	52
	a. Subgroup 1	52
	b. Subgroup 2	52
	c. Subgroup 3	52
	d. Subgroup 4	57
2.	Group B Inspection	60
	a. Subgroup 1	60
	b. Subgroup 2	60
	c. Subgroup 3	62
3.	Group C Inspection	62
	a. Subgroup 1	62
	b. Subgroup 2	62
	c. Subgroup 3	66

TABLE OF CONTENTS (CONTINUED)

Des	crip	tion	<u>.</u>				<u>P</u>	age No
			đ.	Subgroup 4				68
			e.	Subgroup 5				68
		4.	Gen	eral Data				72
		5.	Eng	ineering Eval	luation			72
			a.	Low Temperat	ture Therma	1 Shock		72
			b.	High Tempera	ature Life	Test		77
v.	Tes	t Eq	uipm	ent				77
	A.	Sur	ge C	rrent Test S	Set			77
	в.	For	ward	On-State Vol	ltage Test	Set		80
	c.	The	rmal	Fatigue Test	t Set			83
	D.	Blo	cking	g Current Tes	st Set			83
	E.	Blo	ckin	y Voltage Lii	fe Test			90
	F.	The	rmal	Resistance 1	Test Set	·		90
VI.	Spe	cifi	catio	on Control/Co	onfiguratio	n Management	Program	93
	A.	Eng	inee	ring Specific	cation Cont	rol		93
	В.	Eng	inee	ring Change I	Proposals (ECPS)		93
	c.	Con	figu	ation Change	es			96
	D.	Pro	cedu	res				96
	E.	Int	erfa	ce Control				100
	F.	Sta	ndar	dizing Proced	dure			100
	G.	Spe	cifi	cation Availa	ability			101
	H.	Sta	ndar	dized Example	ės			101
	I.	Vid	eo Ta	ape				105
VII.	Pro	gram	Eva:	luation and 1	Review Tech	nique		105
III.	Con	clus	ion a	and Recommend	dations			105
IX.	Dis	trib	utio	n List				107
Χ.	App	endi	x					113

LIST OF ILLUSTRATIONS

Fig. No.	Title	Page No.
1	Transcalent Rectifier Type J15401 Cross Section Drawing	3
2	Ion Implant Boron	7
3	Ion Implant Phosphorus	8
4	Standard Doping Boron	9
5	Standard Doping Phosphorus	10
6	Flow Diagram - J15401 Wafer	12
7	Cross Section of the Metallized and Contoured Rectifier Wafer	14
8	Cathode Sub-Assembly	18
9	Lapping Machine	21
10	Pre-fabricated Cathode (Emitter) Heat-Pipe	25
11	Flow Diagram for the Assembly and Processing of J15401	26
12	J15401 "Go-No-Go" Gauge	29
13	Cross Section Showing Webless Wick	32
14	Pre-fabricated Cathode (Emitter) Heat-Pipe Showing Convoluted Stress Relief	33
15	Reverse Current +25°C	37
16	Reverse Current +125°C	37
17	Forward Voltage Drop	37
18	Thermal Impedance	37
19	Reverse Current-Post Surge	37
20	Reverse Recovery Time	37
21	Reverse Current-Post Barometric	44
22	Reverse Current-Post BVLT	44
23	Reverse Current-Post Thermal Shock and Moisture Resistance	44
24	Reverse Current-Post Salt Atmosphere	44

LIST OF ILLUSTRATIONS (CONTINUED)

Fig. No.	<u>Title</u>	Page No.
25	Reverse Current-Post Shock and Vibration	44
26	Reverse Current-Post Thermal Fatigue	44
27	Final Thermal Impedance	48
28	Reverse Current vs. Case Temperature	49
29	Reverse Current at +25°C Case Temperature	58
30	Thermal Resistance, R _{OJC}	58
31	Reverse Current at +125°C Case Temperature	61
32	Forward Voltage Drop	61
33	Post Surge Reverse Current	63
34	Reverse Recovery Time	63
35	Post Barometric Pressure Reverse Current	64
36	Post Blocking Voltage Reverse Current	64
37	Post Thermal Shock Reverse Current	67
38	Post Thermal Shock and Moisture Reverse Curren	t 67
39	Post Salt Spray Reverse Current	69
40	Post Thermal Fatigue Reverse Current	69
41	Post Thermal Fatigue Thermal Impedance	70
42	Post Shock and Vibration Reverse Current	70
43	Post Shock and Vibration Thermal Resistance	71
44	Statistical Distribution of Dimension A	71
45	Statistical Distribution of Dimension B	75
46	Statistical Distribution of Dimension C	75
47	Statistical Distribution of Dimension D	76
48	Statistical Distribution of Dimension F	76
49	Repetitive Surge Current Test Set	81
50	Semi-Automatic Multiple Surge Current Test Set - Block Diagram	82

LIST OF ILLUSTRATIONS (CONTINUED)

Fig. No.	<u>Title</u>	Page No.
51	Forward On-State Voltage Test Set	84
52	Forward On-Voltage Test Set Block Diagram	85
53	Thermal Fatigue Test Set	86
54	Thermal Fatigue Test Set Block Diagram	87
55	Blocking Current Test Set	88
56	Blocking Current Test Set Block Diagram	89
57	Blocking Voltage Life Test Set	91
58	Blocking Voltage Life Test Set - Block Diagram	n 92
59	Thermal Resistance Test Set	94
60	Thermal Resistance Test Set Block Diagram	95
61	Engineering Change	97
62	Engineering Standards Approval Guide	98
63	Anode Weld Flange - Corrected	99
64	Anode Weld Flange	102
65	Anode Weld Flange Inspection Method	103
66	Rectifier Assembly, Welded	104
67	Pert Chart	106

LIST OF TABLES

Table No.	<u>Title</u>	Page No.
1	Physical Dimensions Table	35
2	Physical Dimensions, Statistical Analysis	36
3	Engineering Samples - Electrical Data	39
4	Initial and Final Thermal Resistance	45
5	Post Environmental Data	46
6	Initial and Final Measurements of Reverse Current	47
7	Ion Implanted Samples	51
8	Sample Size	53
9	Physical Dimension - Confirmatory Samples	54
10	Statistical Analysis of the Dimensional Data of the Confirmatory Samples	55
11	Confirmatory Samples - Electrical Data	56
12	Initial and Final Measurements of Thermal Resistance	59
13	Post Environmental Data	65
14	Statistical Analysis of Confirmatory Data	73
15	Key to Statistical Analysis of Table 14	74
16	Electrical and Environmental Test Equipment	78

I. Introduction

This report is the Final Technical Report describing the work performed by RCA, Lancaster, PA, during the engineering and confirmatory phases of the contract and covering the period of 30 June, 1978 through 31 March 1980. Work was performed in accordance with the DRME-EA Purchase Description, dated 16 November 1977 (as modified by Amendment No. P00004) to the MERADCOM Semiconductor Device, Silicon Transcalent Rectifier Specification, dated 6 June 1978, as attached to the contract. The scope of the contract covers the manufacturing methods and technology (MM&T) tasks for fabricating a semiconductor device, silicon Transcalent rectifier, RCA type J15401 and the subsequent plans for the pilot production of the device.

This program established the production engineering techniques and plans for a pilot production capability for the J15401 silicon Transcalent rectifier conforming to Figure 1 of this report. Electrical, mechanical, thermal, and environmental inspections are part of this report per DD1423 of this contract.

The pilot run portion of the program was deleted as indicated in the RCA proposal No. DP-8135A for: "Manufacturing Methods and Technologies for Silicon Rectifier", dated 19 November 1979. The subject proposal indicated that the data for the Pilot run report would be an extrapolation from the previously completed Thyristor MM&T Contract No. DAAB07-76-C-8120 as modified by the experience gained in the first two phases of the present rectifier MM&T contract.

The extrapolated data is included in the Preliminary Pilot Run Report (Sequence No. A006) and General Report on Step II (Sequence No. A007), DD1423 issued in June 1980. The two reports were combined into one document.

The Preliminary Pilot Run Report is to verify the contractor's capability to fabricate, at a production rate of ten units per eight hour day, Transcalent Silicon Rectifier type J15401. The report includes flow charts and covers the preliminary plans by the contractor to establish the process and fabrication controls as well as the testing required to produce pilot run units at the specified rates.

The step II portion contains a production graph showing the time to produce the first Silicon Rectifier Device and to reach production rate goals. Background information is presented which indicates the contractor's production plans to reach a specified production rate goal.

II. Device

A. Description of the Structure

The Transcalent rectifier type J15401 is designed to make maximum use of the integral heat-pipe thermal package developed previously for the Transcalent rectifier. A cross-section of the device is shown in Figure 1 with a heat-pipe attached to each side of the silicon chip. In operation, current is conducted to and from the silicon chip by the low inductance, high conductivity copper heat-pipes. The stude at the ends of the heat-pipes are for fastening the high current leads to the device. The gate and auxiliary cathode leads are for attachment of the control signal to the rectifier.

A ceramic insulator and metal envelope is constructed between the two heat-pipes. This envelope is the main structural member joining the two heat-pipes and prevents stress being transmitted to the weaker silicon chip. The envelope also contains an inert dry nitrogen atmosphere around the contoured edge of the silicon chip across which the high blocking voltages of the Rectifier are developed.

Heat which is generated in the silicon chip during operation is conducted into the heat-pipes through the molybdenum disc closing the end of the heat-pipe adjacent to the silicon. The thickness of the molybdenum disc is optimized to have a minimum temperature rise in the silicon wafer during a single cycle of surge current by balancing the

¹ Kessler, S. W., "Development of a 250 Ampere Transcalent Rectifier", Final Technical Report, June 1970, Contract DAAK02-69-C-0609.

^aU.S. Patent 3,605,074, "Electrical Connector Assembly Having Cooling Capability", Freggens, R. A. and Harbaugh, W. E.




Figure 1 Transcalent Rectifier Type J15401 Cross Section Drawing

absorption and transfer of the heat.b

Next, the heat is transferred into the porous copper wick adjacent to the molybdenum disc. The pores of the wick are filled with water which, when evaporated, transfers heat to all parts of the heat-pipe by its latent heat of vaporization. Since the heat-pipe is an evacuated vessel, evaporation occurs at all temperatures, (including below freezing by sublimation) and the vapor pressure curves of water. When the vapor condenses at the coolest point in the heat-pipe, the vapor gives up its latent heat of vaporization. The condensation heat is conducted though the wall of the heat-pipe to the fins and dissipated to the air by the cooling fins. Since the vapor condenses at the coolest point, the heat-pipe is essentially isothermal with equal amounts of heat being dissipated with equal efficiency by all of the fins. The condensate is returned to the evaporator by the capillary forces of the pores of the wick.

This double-sided heat-pipe cooled rectifier is inherently rugged and has unique advantages. Applications experience with Transcalent devices had demonstrated their superiority over "hockey-puck" or "stud-mounted" devices, namely:

- 1. There are no mechanical clamps fastening the device to the heat sink. Industrial experience indicates that the clamping force relaxes through creep of copper and aluminum during the life of the "hockey-puck" rectifier. Inadequate cooling and lossy electrical contacts may result.
- 2. Heat is extracted from both sides of the silicon with a minimum of material adjacent to the silicon. This arrangement produces a low-temperature gradient between the junction (which is limited in an SCR by the silicon characteristics to a maximum temperature of 125°C) and the ultimate heat sink.

bKessler, S. W., U. S. Patent 3,984,861, "Transcalent Semiconductor Device, etc."

- 3. The thickness and the thermal properties of materials adjacent to the silicon are optimized to absorb the transient surges of power that must be dissipated from the silicon if blocking and control characteristics are to be maintained.
- 4. In operation the heat-pipes are very tolerant to changes in power level because of their ability to respond quickly by evaporating an additional amount of working fluid. They exhibit a decreasing thermal resistance as the power level increases.
- 5. The assembly has a high resistance to fatigue failure because the materials adjacent to the silicon and bonded to it either match the thermal expansion of the silicon or are designed to yield elastically. By comparison, the rubbing surfaces of a clamped device are subject to fretting and scoring. As fretting debris accumulates between the clamped surfaces, the contact resistance between adjacent materials increases and alters their electrical and thermal impedances.
- 6. Operation at higher abient temperature is possible without current derating.
- 7. Transcalent devices are of smaller size and lighter weight because of the greatly reduced temperature gradient between the junction and the fins. Also, all of the fins are equally effective in dissipating heat because the heat-pipe is isothermal along its entire length.

³Comyn, R. H. and Fulani, C. W., "Fretting Corrosion", a literature survey, TR1169, Harry Diamond Labs, Army Material Command Washington, DC, 30 December, 1963.

⁴Comstock, W. R. and Locher, R. E., "High Current Diode and SCR Reliability Considerations", IEEE Power Electronics Specialist Conf. 1975, pp 224-233.

III. Process and Fabrication Improvement

All sample rectifier devices were fabricated utilizing, as much as possible, the recommendations given in RCA proposal DP-8135, and the description given in this report.

A. Engineering Phase

Five engineering samples plus three special rectifiers were fabricated during this phase of the contract.

1. Silicon Wafer Process Improvement

Investigations were completed in three areas of silicon wafer process improvement.

a. Initial Cleaning Investigation

One half of a lot of rectifier wafers, #ER-1, was processed eliminating the initial scrubbing and ultra-sonic cleaning steps. The other half of the lot was prepared following the standard procedures. All of the scrubbed wafers had blocking voltages greater than 1000 V and average leakage currents of 40 µa.

Only five out of nine of the unscrubbed wafers had similar characteristics. The four unacceptable wafers were soft, having leakage currents greater than 1 mA in the voltage range of 1/2 V to 140 V. Therefore, elimination of scrubbing is not advisable.

b. Dopant Deposition


Lot #ER-2 was ion implanted with a boron $N_{dose}=6 \times 10^{15}$ at 200 KeV on one side and a phosphorus $N_{dose}=6.5 \times 10^{15}$ at 180 KeV on the other side. One of these wafers and a standard doping process wafer were profiled by successively etching away the silicon down to the junction and checking the resistivity at each step. The profiles are shown in Figures 2, 3, 4, and 5.

Fig. 2 - Ion Implant

Boron

NDose = 6×10^{15} at 200 Kev. 1019 $C_0 = 3.5 \times 10^{18}$ 1018 Cin Atoms/CC 1017 1016 Xjp = 2.6 Mils χ in Mils

Fig. 3 Ion Implant







Fig. 5 Standard Doping Phosphorus



-10-

C in Atoms/CC

There was no detectable difference in electrical performance of the ion implanted vs. the standard process rectifiers. The ion implantation eliminated five of the nine process steps and substituted the two implants. However, a hot source implanter would be required to implant economically, since the time for implanting the boron was 20 min./wafer using the implanter available.

The contractor will not be buying a hot source implanter, however, the investigation of the constructed units with ion implanted wafers was continued during the confirmatory phase of the contract.

c. Starting Silicon Material

Three lots of rectifiers were processed using wafers that were merely sawed and etched, with no lapping or polishing. Lot #ER-4 used 6.5 mil wafers with standard doping procedures and reduced diffusion time.

Lot #ER-5 used 6.5 mil wafers with ion implantation and reduced diffusion time.

Lot #ER-6 used 10.5 mil (standard thick-nesses) with standard doping procedures.

2. Silicon Wafer Metallizing, Contouring and Electrical Testing

The diffused silicon wafer (one chip per wafer) was delivered to the metallizing operation following the polysilicon densification. The purpose of the following sequences was to prepare the wafer for bonding to the heatpipes as well as to increase the high voltage blocking capabilities of the exposed edge of the chip.

The materials and processes developed for this sequence of operations on the silicon are listed in the following paragraphs. Refinements incorporated during the engineering phase of the MM&T program are also discussed. Refer to the Flow Diagram of Figure 6.

FLOW DIAGRAM FOR THE J15401 RECTIFIER WAFER METALLIZING, CONTOURING & TESTING

Diffused silicon wafer

Clean and evaporate paliadium onto both sides

Chemical vapor deposit tungsten onto both sides

Nickel strike and nickel plate wafer

Contour edge of silicon to produce chip

Solder dip chip

Etch contoured edge of chip

Electrical (demountable) test of chip

Figure 6

Deliver to Rectifier Assembly Operation

3. Palladium Evaporation

The wafers were cleaned and a thin layer of palladium was evaporated in a vacuum environment onto both sides of the wafer. Palladium forms a low resistance ohmic contact to the silicon and a strongly adherent palladium silicide when it is diffused into the silicon during the following operation.

4. CVD Tungsten Metallizing

The next layer to be deposited onto the entire wafer was a thin layer of chemically vapor deposited tungsten. Tungsten strengthens the silicon wafer and acts as a base for the subsequent deposition of the solder alloy materials. Tungsten's thermal conductivity is excellent and its thermal expansion more nearly matches that of the silicon than any other structural material.

The tungsten is deposited by reducing gaseous tungsten hexafluoride with hydrogen gas at high temperature in a partial vacuum pressure. The deposition time is several minutes with the pressure varied cyclically to help assure a uniform deposition thickness.

5. Nickel Electroplating

The wafers were electro-nickel struck and plated on both sides to an adequate thickness for soldering. Standard nickel strike and nickel plating chemical solutions were used and a holding fixture was employed to make simultaneous contact to a multiple number of wafers. The number of silicon wafers plated with nickel can be easily increased by the paralleling of a greater number of wafers in this plating circuit.

The metallizing of the diffused silicon wafers consists of three layers (palladium, tungsten and nickel) of metals for a grading of the physical properties between the silicon and the heat-pipes. Refer to Figure 7 for a cross-section drawing of the metallized wafer.




Figure 7 Cross-Section of the Metallized and Contoured Rectifier Wafer

6. Contouring to Produce the Chip

The silicon chip was cut from the metallized wafer by using a finely divided aluminum oxide abrasive propelled by high pressure air. The abrasive was directed against the wafer which was waxed to a holding mandrel while being rotated at high velocity. The precision nozzle which directs the abrasive was positioned so that both the diameter of the chip and the positive contour angle were cut as the abrasive bore through the thickness of the wafer. See Figure 7.

7. Solder Dipping

The chip was removed from the mandrel, cleaned carefully in a solvent so as not to damage the fragile contoured edge, fluxed with a suitable flux solution and then dipped into a molten solder pot at 400°C. The composition of the solder was the ductile solder alloy selected during the R&D program for reliability under thermal fatigue conditions. This sudden thermal shock to the wafer also tests the adherence and the integrity of the metallizing.

Each chip was held and stored in a cabinet by clamping at the center in a cross-locking tweezer. This tweezer was used throughout the entire masking and etching operations. Careful handling was required because the high voltage blocking junction of the chip would be severely degraded if the fragile contoured edge should be accidentally bumped or chipped.

8. Chemical Etching of the Junction

Prior to inserting the chip into the chemical etchants, which are used to etch the exposed silicon junction, each chip was hand painted with wax. This is the only successful method, to date, for protecting the metallizing from attack by the chemicals used. When the solvents in the wax are evaporated, the chip can then be etched.

The chips were etched on the contoured edge by two, separate, brief dips into a simmering solution of hydroxide. After rinsing, the metallized surfaces of the chips were coated with wax and etched in a solution for a short time period.

9. Electrical Quality Testing of the Chip

After etching, the protective wax was removed from the chip with solvents to enable the electrical quality testing of the wafer to be performed. A chip that fails this electrical test was reprocessed through the wax masking operation and re-etched.

A demountable, insulated fixture was used to contact both sides of each chip. The electrical testing consists of a measurement of the reverse blocking capability by using a type 575 Transistor Curve Tracer. Chips which exhibit a very low value of reverse leakage current at 800 volts peak were candidates for soldering between the heat-pipes.

10. Heat-Pipe Assembly

The heat-pipe assemblies include the ceramic insulator assembly as well as the weld ring parts for the final closure of the rectifier envelope. Exhaust tubulations are included to facilitate the exhaust protubulations are included to facilitate the exhaust processing and the back-filling of the three operating chambers of the completely assembled Transcalent device. Refer to Figure 11 for a flow diagram of the various heat-pipe assembly and processing steps.

a. Heat-Pipe Design features

The proposed heat-pipe design for the J15401 Transcalent rectifier incorporates all of the design changes which RCA has developed and which have enhanced the operating characteristics and lowered the fabrication costs since the completion of the R&D Contract No. DAAK02-69-C-0609. Small diameter fins of the Wolverine tubing variety were utilized to minimize size and weight.

The discussion which follows will outline the method of fabrication while discussing the reasoning which has led to the design refinements. Wolverine tubing is fabricated from a phosphorous deoxidized copper and is not commercially available in OFHC copper. OFHC copper can be successfully brazed in thin sections in a hydrogen atmosphere. However, if a thin section of the Wolverine tubing was brazed to the molybdenum disc, the phosphorus would lower the melting point of the gold-copper brazing alloy and holes would be dissolved in the thin wall of the tubing. This brazing problem did not occur during the R&D contract because the molybdenum disc had not yet been utilized to improve other heat-pipe characteristics.

Thus, the heat-pipe outer wall was made in two parts. One section of the heat-pipe wall was fabricated from Wolverine Tube Division, Universal Oil Products Company, Trufin tubing. This tubing has fins that are an integral part of the copper tubing wall and, therefore, have an excellent thermal efficiency (greater than 95%). The dimensions of the fins conform to those in the drawing of Figure 1.

b. Pre-Fabricated Heat-Pipes

The two heat-pipes to be used for the double-sided cooling of the rectifier chip have been further refined since the R&D contract by the addition of a thin molybdenum diaphragm or disc brazed into one end of each heat-pipe. Refer to Figure The thickness of the disc is optimized for low thermal resistance as well as for the heat-sinking of high current surges without burn-out. Besides this advantage, the use of the molybdenum disc produces a prefabricated heat-pipe assembly having the following advantages over the R&D method of constructing the heat-pipe with an open end to be soldered to the silicon chip. The heat-pipes fabricated during the R&D Contract DAAK02-69-C-0609 were hermetically sealed only by a solder fillet between the silicon chip and the ends of the heat-pipes.

REVISIONS AP. BY DATE WOLVERINE FINNED TUBING **BRAZED OFHC JOINTS** COPPER STRAIN ISOLATION MOLYBDENUM DISC Fig. 8 RCA CORPORATION THESE DRAWINGS THESE DRAWINGS
AND SPECIFICATIONS
RETHE PROPERTY OF
RCA CORPORATION
TOLERANCES AND WORKMARSHIP
REQUIREMENTS NOT SPECIFIED ON THIS
DRAWING SHALL CONFORM TO
SPECIFICATION 33650. CATHODE SUB-ASSLY. W T BURKINS DRAWN BY_ AND SHALL NOT BE DESIGNED BY S. W. KESSLER REPRODUCED, OR MASIC COPIED, OR USED AS DIMERSIONS THE BASIS FOR THE 18 THEM & CHECKED BY B. B. ADAMS

In the pre-fabricated design, the joint of the heat-pipe to the metallized silicon will no longer be the fragile joint of the solder fillet between the heat-pipe and the silicon. This fillet frequently developed a leak during operation of the experimental devices.

The molybdenum sealed heat-pipe was vacuum leak checked prior to assembling it to the silicon chip. This copper-to-molybdenum brazed joint is very strong, thus, the sealed end of the heat-pipe will not be likely to develop a leak which would ruin the device during operation. By transferring the leak checking to an earlier stage of assembly, the value of the parts which must be scrapped will be greatly reduced if an occasional leak occurs. Batch or continuous furnace prebrazing of the pre-fabricated heat-pipe subassemblies will also be possible.

It has been demonstrated experimentally and under Contract DAAB07-76-C-8120 that an assembly using the molybdenum disc is very reliable and the heat-pipe is almost immune to thermal fatigue. A J15372 Transcalent thyristor of this design, but with much larger fins, has successfully passed 70,000 "on-off" cycles of 10 minutes "on" and 10 minutes "off" at the full rated current (400 A RMS). The accumulated "on time" for this device was 11,667 hours of operation without degrading of the thermal or electrical characteristics.

11. Lapping the Molybdenum Disc

The end of the heat-pipe containing the molybdenum disc is lapped flat after the sintering and brazing operations. Although the disc is initially flat, the differential expansion of the materials causes the disc to become convex after the various temperature cycles necessary to completely fabricate and wick the heat-pipe subassembly. To restore the flatness of the molybdenum disc, the heat-pipe was previously hand lapped on a flat plate.

The lapping problem was resolved through the purchase of a planetary gear lapping machine. The equipment has automatic lapping compound

dispensing equipment, variable speed drive for slow start-up, and a speed adjusting control. Lapping procedures were reduced to simple load and unload operations. In addition, the lapping process does not require operator monitoring, thus, freeing the operator for other duties. Lapping quality has been improved as the process produces flatter molybdenum discs than the previous method.

Special gear shaped lapping carriers were designed to fit the machine. The design must ensure that the work traverses and touches all the boundaries of the lapping plate to prevent uneven wear of the plate. Five carriers were utilized on the equipment at one time each holding four heat-pipes. Since the lapping cycle lasted two hours, the production rate was ten lapped units per hour.

The lapping machine has been installed in a production area which is clean and presents a proper environment for good lapping procedures. The lapping machine with five carriers can be seen in Figure 9. One carrier is loaded with anode heat-pipe assemblies.

12. High Strength Wick

The next operation in the fabrication of the heat-pipes was the casting and sintering of the powder wick for the capillary return of the working fluid. It was desirable that the wick be sintered without any alloying. Metals which alloy or are sometimes added to aid sintering lower the thermal conductivity of the wick. Tapered stainless steel mandrels were used to form the inside contour of the wick while the outside dimensions of the wick were those of the inside diameter of the heatpipe. The wick sintered itself to the inside wall of the heat-pipe and also sintered to the nickel and copper platings on the molybdenum disc. The same operation sintered the powder particles together to form a high strength, continuous, porous lining. This process formed an excellent thermal bond.

The Transcalent rectifiers fabricated during the R&D contract used a solder plated wick powder which was sintered in place after the heat-pipe was soldered to the silicon chip. A relatively low strength, porous wick resulted. In operation, the high forward current had to be conducted by this solder plated wick from the wall of the heat-pipe to the center




Fig. 9 Lapping Machine

of the silicon chip because only a small cross-section of the heat-pipe was joined to the silicon. This design forced a high current density at the points of contact between the particles of the wick and caused the wick, in time, to disintegrate. The disintegration increased the forward voltage drop across the rectifier. This high forward drop could lead to excess junction temperature or to a premature fatigue failure.

In the MM&T devices, with the heat-pipe closed with the molybdenum disc, the high current is conducted to the center of the silicon wafer by the high conductivity molybdenum disc adjacent to the silicon on both sides.

A high temperature braze was used to join the molybdenum disc into the end of the copper heat-pipe. This high temperature braze then enabled the designer to select intermediate temperatures for the following operations. For example, the wick is now sintered at a moderately high temperature that will allow RCA to use pure copper powder for the high strength wick material. Pure copper also has a greater thermal and electrical conductivity than the solder plated or alloy which previously used and sintered at lower temperatures.

Other advantages are that pure copper is less costly, results in a lower thermal impedance, and the thermal conductivity of the copper does not degrade with time. It is compatible with the working fluid (high purity water) to be used in the wick. A wick sintered at intermediate to high temperature will not only be mechanically stronger, but also it will be more capable of withstanding the frozen starts required by the MM&T specification.

The material which will be the greatest contributor to the thermal impedance of the J15401 rectifier will be this wick structure. The thermal properties of the wick are dependent upon its density, thus, wicks of greater densities will have greater thermal conductivities. Wick material was sintered into a rod shape and

used as a test specimen to measure density and thermal conductivity. The thermal conductivity was 21% of pure copper and the density was 65% of copper.

13. Other Transcalent Envelope Parts

After sintering the wick, the ceramic to metal seal assembly was brazed to the emitter heat-pipe and a flange was brazed to the collector heat-pipe. The final braze made on the heat-pipes was performed to close the outer end of each heat-pipe with a cap that was internally threaded for the 3/8 inch stud connection. The exhaust tube was brazed into the cap prior to this assembly. Each heat-pipe assembly was helium leak checked and pinched off while under vacuum on the leak detector to prevent any foreign matter from entering the heat-pipes accidentally. The pinch-offs were reopened after final assembly for the exhaust processing and back-filling operations.

a. Stud

Salt spray tests revealed that several of the materials used in plating the studs were inadequate. Zinc plating resulted in too many white corrosion products after the salt spray test, while nickel plating resulted in excessive rust. The final solution to the problem was solved by using cadmium plating followed by a yellow chromate coating. It was concluded that the latter combination was highly tolerant of the salt spray test, since the studs looked identical before and after this test.

b. Parts Machining Refinements

Several key parts used in Transcalent subassemblies were too costly and had quality problems associated with them. The strain isolation rings suffered from a variable wall thickness when machined via normal lathe procedures. However, automatic screw machine procedures, in which both inside and outside diameters were formed at the same time, resolved this problem. Quality and cost improvements were also noted on the Wolverine finned tubing and the end caps,

c. Low Temperature Environment Solution

Figure 10 shows the cathode heat-pipe with a convoluted strain isolation ring. This convolution provides a safety factor in the event aixal stresses are imposed on the wafer at low temperatures. Experiments have revealed that differential expansion between the outside case and the center column of the device could place the wafer in tension at low temperatures of -25°C or below. The convolution provides a weak member which will flex under tension and protect the wafer. Since there were no failures in the low temperature tests required on the program, (see Environmental Testing) the concept was proven adequate for -25°C environments.

14. Rectifier Assembly and Processing

The pre-fabricated heat-pipes, a pretested silicon chip, and a weld ring are now ready to be assembled into a rectifier. A flow diagram of the assembly and processing are shown in Figure 11.

a. Soldering Chip to Heat-Pipe

The previous method of soldering the chip to the heat-pipe required a great deal of operator skill. To de-skill this assembly operation, a two-part demountable fixture was fabricated for fixturing the rectifier subassemblies.

The fixture was split so that it could easily be removed from the soldered assembly. Three concentric surfaces were included for positioning the three subassemblies. The two smallest concentric surfaces fixtured the two heat-pipes. The center cylindrical surface was made slightly larger than the largest chip. With these dimensions, the small space between the fixture and the edge of the chip without was used to gauge the alignment of the chip without the edge of the fixture coming in contact with the high voltage, contoured edge of the chip.




Figure 10 Pre-Fabricated Cathode (Emitter) Heat-Fipe

FLOW DIAGRAM FOR THE ASSEMBLY AND PROCESSING OF J15401




Figure 11

A weight was added to the stacked subassemblies to squeeze out any excess solder in the joints. This weight prevented an excess of solder and a lack of flatness between the wafer and the discs of the heat-pipes which could increase the thermal impedance of the rectifier and lead to a weaker joint.

The devices were soldered at a partial pressure of hydrogen. The soldering was done in a furnace that RCA purchased and installed for Transcalent Devices. The furnace is capable of soldering multiple devices simultaneously. The occurrence of solder voids between chip and heat-pipes has been significantly reduced by using this procedure.

b. Heliarc Welding

The weld ring is Heliarc welded to the flanges that are attached to each heatpipe to complete the closure of the envelope. The weld at the cathode heat-pipe has been turned 90 from the older R&D design. These are welded on a laboratory weld setup. Each unit is carefully aligned and requires considerable skill on the part of the operator. This procedure is adequate for the confirmatory and pilot run portions of the program, however, a better procedure was investigated. If the volume of business requires it, a simple semiautomatic piece of equipment is available to de-skill this operation. Tests will be performed to simulate the set-up of the equipment being proposed. These tests will be performed during the confirmatory phase of the program and if they are successful, the equipment will be considered in future budget requests.

c. Exhaust and Back-Fill Chambers

The manifold of this RCA-owned exhaust system can exhaust six devices simultaneously.

There are three chambers to be baked out, evacuated and back-filled. The center chamber was baked and exhausted to a high vacuum and back-filled with Nitrogen.

The heat-pipes are subsequently exhausted and backfilled using a three-way valve on another vacuum system. A measured amount of high purity, distilled water is used. The amount will be that which just fills the wick structure without any excess liquid to slosh inside the heat-pipes.

The latter method of back-filling the heat-pipes with water was developed after the R&D contract was completed. The technique employs a three-way valve in which the heat-pipe exhaust tubes may be opened alternately between the vacuum system of a leak detector and pipettes filled with distilled water. The valve is used to exhaust and leak check each heat-pipe before it is back-filled with a carefully measured amount of water.

d. Finishing Operations

The completed rectifier devices were electroplated with nickel and conformal coated to protect some of the surfaces from corrosion and to improve the reduced barometric pressure operations. A label including the manufacturer's identification, device number and serial number was attached prior to the conformal coating.

The plating used on the studs mounted on each end of the device was developed to comply with salt spray requirements.

e. Detail

Additional rectifier assembly and processing details are found in the Preliminary Pilot Run Report (Sequence No. A006) and General Report on Step II (Sequence No. A007), DD1423, contract number DAAK70-78-C-0120 dated June 1980.

15. Physical Inspection

All of the critical dimensions of the five engineering samples were measured via micrometers. The resulting measurements were then compared to the limits shown on the outline drawing, Figure 1 of the MERADCOM, Semiconductor Device, Silicon Transcalent Rectifier, dated 6 June 1978. The labor




Fig. 12 J15401 "Go-No-Go" Gauge

intensity of this operation was reduced through the use of a "go-no-go" gauge shown in Figure 12. It was used in the confirmatory sample portion of the program.

The gauge was made to dimensions indicated in Table 2 - Physical Dimensions and was designed to check the devices within the limits of dimensions B, C, F and D, see Figure 1. No measuring tools other than the gauge were required to determine if a device was within mechanical dimensional specifications. The procedure required little experience and little time to complete. The labor intensity of the operation has been removed and the gauge is practical for production inspection. The gauge will be maintained with proper gauge care and measured periodically in the Gauge Lab as called out via computer flagging procedures.

B. Confirmatory Phase

Ten confirmatory sample rectifiers were fabricated during this phase of the contract. Four product design variations were tested in the confirmatory sample phase. However, the differences were slight as the outline or interface surfaces of the device remained the same and the performance characteristics were identical. Each variation was included as a possible production improvement consisting of the following items.

1. Ion Implantation

Two units were successfully tested which were ion implanted with a boron $N_{dose} = 6 \times 10^{15}$ at 200 KeV on one side and a phosphorus $N_{dose} = 6.5 \times 10^{15}$ at 180 KeV on the other side. There was no detectable difference in electrical performance of the ion implanted vs. the standard process rectifiers. Ion implantation eliminated five of the nine process steps and substituted the two implants.

The ion implantation was investigated as a future production method. Unfortuantely, the time for implanting with our equipment was 20 minutes per wafer for the boron side alone.

One side of a wafer could be boron doped in 3.5 minutes with our standard procedures, and this time could easily be cut in half by doubling the wafer boat size. A hot source implanter could implant economically, but the contractor does not intend to buy one at the present time. Consequently, if a pilot run had taken place, standard doped wafers would have been used.

2. Webless Wicked

RCA made experimental wicks by pressing the pre-sintered copper powder in the evaporator. Tooling was fabricated to press the wick. This design eliminates the webs presently utilized in the evaporator area. A wick of greater density was measured and compared with the thermal impedance of devices built by the present method. This concept is shown in Figure 13. The anode portion of the cross section shows a webless wick. Conversely the cathode portion (ceramic side) displays a webbed wicked assembly. Eliminating the wick is a definite process improvement which helps to make the device more manufacturable. Consequently, this approach should be used in any future production.

3. Tungsten Button-Convoluted

The convoluted design was incorporated into the cathode heat-pipe to reduce low temperature stresses. Figure 14 displays the convoluted concept. Test results indicate that the rectifier does not need the convolution at low temperatures which simplifies the construction of the part in question. Confidence was gained when two non-convoluted designs were tested down to -55°C which is much more severe than the -25°C test stipulated by the contract.

4. Tungsten Button - Nonconvoluted

This approach which can be seen in Figure 13 has been adopted as the pilot run design for reasons discussed under 3.

Electronic Components

Engineering Standards | Industrial Tube Division | Lancaster, PA.

Subject RECTIFIER ASSLY, WELDED Date May 15, 1978


1.0

Engineering Specification 30-2-5617

Code 8-A

Super.

Fig. 13 Cross Section Showing Webless Wick



UNLESS OTHERWISE SHOWN. LIMENSIONS SHOWN WITHOUT TOLERANCES ARE DESIGN CENTERS

963-75-110 DLY/AU -32-

These drawings and specifications are the property of RCA Corporation. Electronic Components and shall not be re-




Figure 14 Pre-Fabricated Cathode (Emitter) Heat-Pipe Showing Convoluted Stress Relief

5. Conclusion

The design of any devices manufactured by future contractors should include the outline of Figure 1, standard doped wafers, webless wicks, and non-convoluted cathode strain sleeves. This combination of features has been proven acceptable via the confirmatory tests and they will remain in force as part of the identity of the J15401 Transcalent Silicon rectifier.

- IV. Electrical, Mechanical, Thermal and Environmental Inspection
 - A. Engineering Phase
 - 1. Group A Inspection
 - a. Subgroup 1

All of the Transcalent rectifiers were visually and mechanically inspected in conformance to method 2071 and Figure 1 of the specification. The dimensions of the Transcalent rectifiers were measured and recorded to verify that they conform to those of Figure 1, of the specification, using the specified method 2066.

To establish realistic tolerances for the dimensions, the actual measurements of the five engineering J15401 rectifiers are listed in Table 1 and analyzed statistically in Table 2. This analysis indicated that while all samples passed the dimensions with the tolerances listed in Figure 2 of DP-8135 (proposal for Manufacturing Methods and Technology for Silicon Transcalent Rectifier), a statistical analysis of the measured data plus fifty SCRs from a previous contract indicated some changes are necessary for the base line dimension. The proposed specifications for dimensions are listed in Table 2.

b. Subgroup 2 - Test Temperature $T_A = 25 \pm 3^{\circ}C$

All engineering samples were tested for reverse current, i_r , and reverse voltage, v_r , under the conditions specified for method 4016.2. Figure 15 is a graph of

¹Silicon Transcalent Thyristor, Contract No. DAAB07-76-C-8120.

TABLE 1


Meas.	F132	F133	F134	F135	F136
A	4.868	4.765	4.895	4.764	4.755
В	3.462	3.430	3.450	3.456	3.45
С	0.642	0.645	0.650	0.639	0.656
D	1.823	1.825	1.827	1.810	1.815
F	2.119	2.195	2.100	2.100	2.100


Physical Dimensions Table


TABLE 2


		Sam	ole 5	(Units meas	sured in i	inches.)
		A	В	С	D	F
Spec Limits: (Using DP Outline)	Max.	5.00	3.475	0.700	1.857	esserie.
	Nom.		3.450	0.650		2.250
	Min.		3.425	0.600		
Recorded:	Max.	4.895	3.462	0.656	1.827	2.195
	Min.	4.764	3.43	0.639	1.810	2.100
	- x	4.8134	3.4496	0.6464	1.820	2.1228
	σ	0.05638	0.0176	0.0060	0.006	0.0368
	3 σ	0.16914	0.0528	0.0180	0.018	0.1104
	$\bar{x} + 3\sigma$	4.983	3.5024	0.6644	1.838	2.2332
	- 3 σ	4.644	3.3968	0.6284	1.802	2.0124
Proposed Spec.	Max.	5.00	3.50	0.720	1.91	
Limits	Nom.					2.250
	Min.		3.4	0.580		


J15401 Physical Dimensions Statistical Analysis














the reverse current measured under the conditions in the specification. Table 3 lists the detail data.

Prior to submitting the devices to electrical test they all were tested out to 1000 volts of reverse voltage to insure that a sufficient safety margin existed.

c. Subgroup 3 - Thermal Resistance

The thermal resistance of the Transcalent rectifiers was measured using the specified method described in paragraph 4.6.1 of the specification. Each rectifier was calibrated for a temperature dependent parameter by recording the forward voltage drop at 4 amperes at several temperatures. The thermal resistance (RAJC) was tested at 250 amperes of heating current, interrupted by a short period of time (less than 1 msec.) when the current was reduced to the metering value of 4 amperes. The forward voltage drop across the device was measured and used to determine the junction temperature from the calibration data. Simultaneously, the external temperature of the heat-pipes was measured and recorded. The difference in temperatures divided by the input heating power is the thermal impedance (transient) or resistance (steady state) of the device. The values of thermal resistance calculated from the data measured on the five engineering samples are shown in Table 3. Figure 18 is a graph of these data. Thermal resistance calculated on the same devices after the environmental tests are listed in Table 4 with the initial values for comparison.

d. Subgroup 4 - Test Temperature of Case: 125 \pm 6 C Reverse Current, $i_{\text{r}},$ and Reverse Voltage, v_{r}

The devices were tested under the specified conditions by method 4016.2. The peak current max. is 60mA. The detail data measured is listed in Table 3. Figure 16 is a graph of the distribution of the ir measured at a reverse voltage of 800 V. These data indicate that all the devices were well within the maximum limits specified.

TABLE 3

Engineering Samples

Tester P. Bransby

Date 10/25/78

Electrical Data

			+25°C Rev. Cur.	Thermal Resistance	+125 ^O C Rev. Current	The state of the s	Post Surge	Reverse	Post Barometric
	Visual	sions	Rev. Voltage	Rect. Diode	Rev. Voltage	Voltage	Test	Time	Pressure
Method Symbol	2071	2066	4016.2 ir	Para. 4.6.1 ReJC	4016.2 ir	4011.3 VF	4066.2 ir	4031 trr	1001.1 ir
Units			Ą.	₹	Ąm	Volts	¥m	usec.	Ą
Ser. No.									
F132	`*	,	0.51	0.07	5.77	6.0	0.46	2.8	0.61
F133	1	/	0.51	90.0	3.09	6.0	6.51	2.7	0.61
F134	/	/	0.51	0.12	68*9	1.0	0.61	2.7	0.67
F135	/	,	0.51	0.19	4.12	1.0	0.43	2.8	0.56
F136	>	/	0.61	0.16	4.32	1.0	0.46	2.9	0.67
			·						
Spec.			15 Max.	0.2 Max.	60 Max.	2.0 Max.	15 Max.	15.0 Max.	15 Max.

2. Group B Inspection

a. Subgroup 1 - Forward Voltage, V_f : Test at Room Ambient Temperature of 25 \pm 3 $^{\circ}$ C

The peak forward voltage drop was measured across all of the devices using method 4011.3. The devices were conducting an average current of 250 amperes when the measurements were made. Since the current conducted by the device is nearly 180 of conduction angle, the peak current is approximately 800 amperes and the RMS current is about 400 amperes.

During the tests, the Transcalent rectifiers were allowed to reach thermal equilibrium and the heat-pipe was confirmed to be isothermal. Room ambient air was blown across the fins to limit the temperature of the heat-pipes to 100°C.

The individual data are listed in TABLE 3 and the distribution is shown in Figure 17. All devices passed.

b. Subgroup 2 - Surge Current, i Test Temperature, T_A = 25 ± 3°C

All engineering samples were tested under the conditions listed in the specification using method 4066.2. The surge current test was performed in the RCA-owned test circuit that was developed for the J15371 Transcalent thyristor under Contract No. DAAB07-76-C-8120 and modified to test the rectifiers. The pulses of surge current were repeated at a rate of one pulse per minute for ten total surges. The 800 volts of reverse voltage, V_r, was reapplied following each surge. After the surge test, the reverse current was remeasured to confirm that the 4000 amperes peak surge currents did not damage the devices.

The values of reverse current measured after this surge test are listed in Table 3 and the distribution is plotted in Figure 19. Comparing these data with those measured initially (reverse current - 25°C) indicated the engineering samples were not affected by the surge test.

c. Subgroup 3 - Reverse Recovery Time, T Test Temperature $T_A = 25^{r_{\frac{1}{2}}} 3^{\circ}C$

All devices were tested for reverse recovery time per the procedures of method 4031 of MIL-Std-750B. A modified circuit as outlined in the JEDEC Publication No. RS282 was used. This circuit utilizes the circuit parameters specified, however, the $I_{\mbox{FM}}$ is standardized at 125 instead of 50 peak amperes.

The data measured on the engineering samples are listed in Table 3 and the distribution shown in Figure 20. Again, the devices passed with margin.

3. Group C Inspection

a. Subgroup 1 - Barometric Pressure Reduced

All of the engineering devices were successfully tested under the conditions listed using the specified method 1001.1. A device which arcs over or exhibits harmful coronas that deteriorate the device is considered a failure. After exposure to the low pressure test the devices were tested for reverse current per Subgroup 2 of Table 1. The detail data is listed in Table 3 and the distribution plotted in Figure 21.

b. Subgroup 2 - Blocking Voltage Life Test Temperature: $T_c = 125 \pm 6^{\circ}C$

All of the engineering devices were rested for 200 hours, each under the conditions specified, using the method of para. 4.6.2. After exposure to the blocking voltage life test, the reverse current was measured and recorded. The detail data measured is listed in Table 4 and the distribution of the data plotted in Figure 22. All devices passed with margin.

c. Subgroup 3 - Thermal Shock and Salt Atmosphere Test

All the engineering devices were tested for Thermal Shock using test method 1051.1 and the conditions stated in the specification. After five cycles, the rectifiers were removed from the environmental chamber and subjected to the moisture resistance test, method 1021.1.

Reverse current measurements per Subgroup 2 of Table 1 of the specifications were taken as a check at this point to determine if the device had survived the Thermal Shock and Moisture Resistance tests. All units passed. Detail data is listed in Table 4 and the distribution plotted in Figure 23.

All of the engineering models were subjected to the Salt Atmosphere test method 1041.1 for 24 hours. After the test, the salt was washed off of the devices which were then examined. The markings were legible and there was no evidence of flaking, pitting of the finish, or corrosion that would interfere with the application of the devices.

Examination of the samples indicated that while the devices passed the Moisture Resistance and Salt Atmosphere tests the mounting studs may have a potential cosmetic problem. This was resolved by evaluating an alternate plating for the studs. Tests on studs plated with cadmium with yellow cromate coating survived the Salt Atmosphere test with no cosmetic problem. (See Section 13-a for details.). The decision was made to use the new plating and now all the studs on the engineering models have been replaced with the new studs.

Reverse current tests per Subgroup 2 of Table 1 of the specification were performed, the detail data is listed in Table 4, and the distribution is plotted in Figure 24. All devices passed with margin.

d. Subgroup 4

All of the engineering samples were tested for reliability under the specified Thermal Fatigue Test conditions and Spec. paragraph 4.6.3. The "on" and "off" times were two minutes each. The air flow across the devices was adjusted so that when the devices were conducting, the case or heat-pipe temperature was 90 \pm 10 C max. and 30 \pm 10 C min. The devices were subjected to a minimum of 200 "on-off" cycles. Since two devices were tested simultaneously in an inverse

parallel connection and the number of devices was odd (5), one device, Ser. No. F133, was subjected to a total of 400 cycles.

Five measurements per Subgroup 2 of Table 1 were made with detail data listed in Table 5 and the distribution plotted in Figure 26.

e. Subgroup 5

All of the engineering samples were shock tested in RCA's Environmental Laboratory, Lancaster, PA, using the specified conditions and test method 2016.2.

Following the shock tests, all devices were subjected to a vibration test of variable frequency described in the Specification and Test Method 2056.

After the shock and vibration tests, the reverse current measurement at 800 volts, and the thermal resistance measurements of Subgroups 2 and 3 of Table 1 were repeated successfully to verify the integrity of the devices. Detail data are listed in Table 5 and the distribution is plotted in Figure 25.


4. General Data

An additional Thermal Resistance Test was performed at the end of the test program to determine if this important parameter had degraded significantly as a result of the test program, however, it had not. See Table 4 for detail data and Figure 27 for the distribution. Table 5 lists the Post Environmental Data.


Table 6 lists the initial and final measurements of reverse currents ($T_c = 25 \pm 3$ °C) recorded during the environmental test program. No significant changes are present and Table 1 lists the maximum limits of the Physical Dimensions.


Figure 28 is a graph of the reverse current vs. case temperature of the rectifier. While







Reverse Current "Post" BVLT





Reverse Current "Post" Salt Atmos.








TABLE 4

 $T_a = 25 \pm 3^{\circ}C$

Ser. No.	F132	F133	F134	F135	F136	Max. Specification OC/W
Initial	0.07	0.06	0.12	0.19	0.16	0.2
Final	0.17	0.06	0.10	0.12	0.13	0.2

Initial and Final Thermal Resistance ${}^{\rm O}{\rm C/W}$

			TABLE 5		Date 1	Date 12/20/78
		ц	Post Environmental Data	tal Data	Tester	P.B.
	Post Blocking Voltage L.T.	Post Thermal Shock & Moisture Test	Post Salt Spray Test	Post Shock & Vibration Test	Post Thermal Fatigue L.T.	Post Envir. Thermal Resistance Test
Method	Par. 4.6.2	1051.1, 1021.1	1041.1	2016.2, 2056	Par. 4.6.3	Par. 4.6.1
Symbol Units	ir Ma	i _r mA	i _r mA	र्रं स्था	ir mA	Reuc oc/w
Serial No.						
F132	0.53	0.41	0.56	0.67	0.67	0.17
F133	0.64	0.72	0.61	0.72	0.722	90.0
F134	0.69	0.61	0.61	0.72	0.825	0.10
F135	0.58	0.67	0.51	0.72	0.61	0.12
F136	89*0	0.51	0.51	0.72	0.61	0.13
Spec.	15 (max.)	15 (max.)	15 (max.)	15 (max.)	15 (max.)	0.2 (max.)

	$T_{c} = 25 \pm 3^{\circ}c$	Max. Speci- fication	i _r (mA)	4	15	, S1	15	15	<u>د</u>	1 SI	15
	H		F136	0.51	0.46	0.67	0.68	0.51	0.51	0.72	0.61
	ements		F135	0.51	0.43	0.56	0.58	0.67	0.51	0.72	0.61
TABLE 6	Initial and Final Measurements of Reverse Currents		F134	0.51	0.61	0.67	69.0	0.61	0.61	0.72	0.825
Ħ	nitial and of Revers		F133	0.51	0.51	0.61	0.64	0.72	0.61	0.72	0.722
	н		F132	0.51	0.46	0.61	0.53	0.41	0.56	0.67	0.67
			Ser. No.	Initial	Post Surge Current Test	Post Barometric Pressure Test	Post Blocking Voltage Test	Post Thermal Shock & Moist. Resist. Tests	Post Salt Atmos. Test	Post Shock & Vibration Tests	Post Thermal Fatique Test (Final Test)

Final Thermal Impedance





Fig. 27



reverse current increases with temperature as expected, it is sufficiently lower than the specification limit.

5. Ion Implanted Samples

Three ion implanted devices were tested. Initial tests per the specification were performed and the detail data are listed in Table 7. One of the rectifiers, Ser. No. I-1, had significant differences in its Reverse Recovery Time and Reverse Current ($T_C = 125^{\circ}C$) from the other two devices.

	Reverse	Reverse
	Current	Recovery
Ser. No.	(+125°C)	Time
	mA	μSec
1-1	5.56	6.0
I-2	1.44	2.4
I-3	1.44	2.0

The cause for this difference was not determined. During the Surge Current, S/N I-1 developed a short. I-2 and I-3 appeared to have faster recovery time than the engineermodels, however, two pieces of data are not statistically significant.

B. Confirmatory Phase

Ten silicon rectifiers were tested during the Confirmatory Sample phase of this program. The procedure used was "RCA Acceptance Test Procedure (ATP) Silicon Transcalent Rectifier, J15401 dated 30 May 1979. (See appendix) The total sample consisted of four variations. The serial numbers and corresponding construction variations were as follows:

Ser. No.	Variation	1
II-2 II-3	Ion Implanted	
J149 J150 J151	Webless Wicked	
J157 J160 J162	Tungsten Button:	Convoluted
J156 J163	Tungsten Button:	Nonconvoluted

٢	
CT TO KIT	1

			H	Ion Implanted Samples Electrical Data	umples Data		Date 1	12/20/78 P.B.
	Visual	Dimen- sions	+25°C Rev. Cur. and Rev. Voltage	Thermal Resistance for Rect. Diode	+125°C Rev. Current and Rev. Voltage	Forward Voltage	Post Surge Current Test	Reverse Recovery Time
Method Symbol	2071	2066	4016.2 i _r	Para. 4.6.1 Rejc	4016.2 ir	4011.3 Vf	4066.2	4031 trr
Units			щĄ	w∕2 ₀	mA	Volts	mA	nsec.
Ser. No.		-						
П	,	/	0.92	0.16	5.56	1.0	*	0.9
2	`*	<i>'</i>	0.61	0.10	0.14	1.0	0.61	2.4
3	`*	,	0.92	0.20	1.44	1.0	0.67	2.0
			*Shorted during surge test.	surge test.				
}								
Spec.			15 Max.	0.2 Max.	60 Max.	2.0 Max.	15 Max.	15.0 Max.

Due to the variations in construction, the number of units subjected to each environmental test was equal to or greater than the sample size listed in the confirmatory test plan previously issued. Table 8 lists the plan's sample size and the actual number of devices tested. In addition, it lists the permitted percentage of failures.

1. Group A Inspection

a. Subgroup 1

All of the Transcalent rectifiers were visually and mechanically inspected in conformance to method 2071 and Figure 1 of the specification as modified by the Interim Engineering Report dated January 1979 using the specified method 2066. The actual measurements of the ten confirmatory J15401C rectifiers are listed in Table 9. Table 10 shows the results of a statistical analysis of these data which indicate that all of the devices met the specified dimensions with margin.

In addition to taking actual measurements all the devices were checked using the "go-no-go" gauge shown in Figure 12.

b. Subgroup 2 - Test Temperature $T_A = 25 \pm 3^{\circ}C$

All confirmatory samples were tested for reverse current, i, and reverse voltage, V, under the conditions specified for method 4016.2. Figure 29 is a histogram of the reverse current measured under the conditions in the specification. Table 11 lists the detail data.

From the statistical data we can expect all of the measurements to be less than 1.2 mA or 8% of the specified 15 mA maximum.

Prior to submitting the devices to electrical test they all were tested out to 1000 volts of reverse voltage to insure that a sufficient safety margin existed.

c. Subgroup 3 - Thermal Resistance

The thermal resistance of the Transcalent rectifiers was measured using the specified method described in paragraph 4.6.1 of the

TABLE 8

Sample Size

Actual & Failed	0	0	0	0	· c	· c	0
% Allowed To Fail 0	0	0	0	0	10	0	0
Actual % of Units Tested 100	100	100	20	20	100	20	50
% of Units To Be Tested 50	30	20	20	20	100	20	50
Title Barometric Pressure Reduced	Blocking Voltage L.T.	Thermal Shock	Moisture Resistance	Salt Atmosphere	Thermal Fatigue	Shock	Vibration, Variable Freq. 🔥
Subgroup No.	7 6	. .)			4	ស	

Table 9

Physical Dimensions of Confirmatory Samples

Device #	A	<u>B</u>	<u> </u>	_ D	<u> </u>
112	4.761	3.456	0.640	1.808	2.100
113	4.761	3.464	0.650	1.834	2.100
J149	4.737	3.447	0.635	1.800	2.104
J150	4.751	3.463	0.647	1.806	2.101
J151	4.744	3.455	0.641	1.805	2.100
J156	4.748	3.476	0.624	1.800	2.100
J157	4.723	3.465	0.632	1.790	2.102
J160	4.749	3.472	0.631	1.792	2.106
J162	4.748	3.472	0.628	1.804	2.102
J163	4.718	3.463	0.635	1.803	2.100

Table 10

Statistical Analysis of the Dimensional Data of the Confirmatory Samples

Character	Avg.	Sigma	Max.	Min.	Chi-Sq.	N
Dim. A	4.744	0.014	4.761	4.718	8.38	10
Dim. B	3.463	0.009	3.476	3.447	2.95	10
Dim. C	0.636	0.008	0.650	0.624	3.82	10
Dim. D	1.804	0.012	1.834	1.790	12.40	10
Dim. F	2.102	0.002	2.106	2.100	15.21	10

TABLE 11

Confirmatory Samples

Tester P. Bransby

Date 9/5/79

Flectrical Data

	Visuel	Dimen- sions	+25°C Rev. Cur. and Rev. Voltage	Therral Resistance for Rect. Diode	+125°C Rev. Current and Rev. Voltage	Porward Voltage	Post Surge Current Test	Meverne Recovery Time	Fost Becometric Pressure
Method Symbol	2071	2066	4016.2 ⁱ r	Para. 4.6.1 PoJC	4016.2 ir	4011.3 Vf	4066.2 ir	4031 trr	1001.1 ir
Units			Æ	M 20	Æ	Volts	Ę	mec.	ĩ
Ser. No.									
3149	<i>,</i>	`	0.81	0.10	1.75	1.0	0.72	2.8	0.72
J150	`	•	0.61	0.11	1.80	1.0	0.51	2.6	0.72
1111	•	,	0.77	0.11	4.12	1.0	0.61	2.8	0.72
3156	,	`	0.92	0.07	6.18	0.92	0.72	2.4	0.68
1157	/	`	0.92	0.09	5.36	0.98	0.82	2.9	0.72
3160	,	,	0.92	0.08	2.06	0.98	0.82	3.0	0.72
3162	•	7	0.82	0.08	2.57	1.0	0.82	3.2	0.72
3163	`	/	0.92	0.20	1.85	1.0	0.82	2.9	0.69
11-2	`	`	0.61	0.10	1.44	1.0	0.61	2.4	0.33
11-3	`	/	0.92	0.20	1.44	1.0	0.67	2.0	0.29
Spec.			15 Max.	0.2 Max.	60 Max.	2.0 Max.	15 Max.	15.0 Max.	15 Max.

specification. Each rectifier was calibrated for a temperature dependent parameter by recording the forward voltage drop at 4 amperes at several temperatures. The thermal resistance (Regre) was tested at 250 amperes of heating current, interrupted by a short period of time (less than 1 msec.) when the current was reduced to the metering value of 4 amperes. The forward voltage drop across the device was measured and used to determine the junction temperature from the calibration data. Simultaneously, the external temperature of the heat-pipes was measured and recorded. The difference in temperatures divided by the input heating power is the thermal impedance (transient) or resistance (steady state) of the device. The values of thermal resistance calculated from the data measured on the ten confirmatory samples are shown in Table 11. Figure 30 is a histogram of these data. Thermal resistance calculated on the same devices after the environmental tests are listed in Table 12 with the initial values for comparison.

Two of the devices, Il3 (ion implanted) and Jl63 (nonconvoluted), had initial Thermal Impedance measurements at the upper limit of the specification, 0.2°C/W. Since similarly constructed devices in the confirmatory sample, II-2 and Jl56, had initial normal measurements of 0.1°C/W and 0.07°C/W respectively, it is not believed that the high measurements are construction orientated, but rather a normal variation.

d. Subgroup 4 - Test Temperature of Case: 125 \pm 6 C Reverse Current, i_r, and Reverse Voltage, V_r

The devices were tested under the specified conditions by method 4016.2. The specification limit for maximum peak current is 60 mA.

```
HISTOGRAM DATAL;13
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.5 .02 25
VERT SCALE:1
CHAR: IR+25 C
  CHARACTERISTIC-IR+25 C
   AVERAGE- 0.822
   SIGMA--- 0.1250599856
   MAXIMUM- 0.92
   MINIMUM- 0.61
                                          Limit
   SAMPLE-- 10
                                        115 mA Max.
                      U
 5+
                      \Box
  4+
                      3+
                      П
  2+
               0 00
                      \Box
        1+
   <del></del>
   00000000000000
   5556677788999
     4826 4826 48
```

Fig. 29 Reverse Current at +25°C, (mA)

```
Histogram Data (3)
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :. 03 .02 25
VERT SCALE:1
CHAR: ROUC
    CHARACTERISTIC-ROUC
  AVERAGE- 0.114
  SIGMA---- 0.04718756898
  MAXIMUM- 0.2
  MINIMUM- 0.07
  SAMPLE -- 10
               Limit
  4+
      0.20 C/W
 3+
      2+
     1+ 000
           00000000000000
   0011122333445
   3 1 5 9 8 7 1 5 9 8 7 1
```

Fig. 30 Thermal Resistance, R_{OJC} (OC/W)

Table 12

Initial and Final Thermal Resistance

్రం

	Max. Spec. C/W	0.2	0.2
= 25 ±3°C	113	0.2	0.19
TA =	112	0.1	0.2
	1163	0.2	0.15
	3162	0.08	0.09
	2160	80.0	0.1
	1157	0.09	0.10
	3156	0.07	0.14
	7151	0.11	0.16
	7150	0.11	0.10
	7149	0.1	0.13
	Ser.	Initial	Final

The detail data measured is listed in Table 11. Figure 31 is a histogram of the distribution of the i_r measured at a reverse voltage of 800 V. These data indicate that all the devices were well within the maximum limits specified.

2. Group B Inspection

a. Subgroup 1 - Forward Voltage, V_f : Test at Room Ambient Temperature of 25 \pm 3 $^{\circ}$ C

The peak forward voltage drop was measured across all of the devices using method 4011.3. The devices were conducting an average current of 250 amperes when the measurements were made. Since the current conducted by the device is nearly 180 of conduction angle, the peak current is approximately 800 amperes and the RMS current is about 400 amperes.

During the tests, the Transcalent rectifiers were allowed to reach thermal equilibrium and the heat-pipe was confirmed to be isothermal. Room ambient air was blown across the fins to limit the temperature of the heat-pipes to 100°C.

The individual data are listed in Table 11 and the distribution is shown in Figure 32. All devices passed.

b. Subgroup 2 - Surge Current, if Test Temperature, $T_n = 25 \pm 3^{\circ}C$

All confirmatory samples were tested under the conditions listed in the specification using method 4066.2. The surge current test was performed in the RCA owned test circuit that was developed for the J15371 Transcalent thyristor under Contract No. DAAB07-76-C-8120 and modified to test the rectifiers. The pulses of surge current were repeated at a rate of one pulse per minute for ten total surges. The 800 volts of reverse voltage, V, was reapplied following each surge. After the surge test, the reverse current was remeasured to confirm that the 4000 amperes peak surge currents did not damage the devices.

Fig. 32 Forward Voltage Drop, V_F (volts)

2 4

2468

2468

The values of reverse current measured after this surge test are listed in Table 11 and the distribution is plotted in Figure 33. Comparing these data with those measured initially (reverse current - 25°C) indicated the confirmatory samples were not affected by the surge test.

c. Subgroup 3 - Reverse Recovery Time, $T_{A} = 25^{rr} \pm 3^{O}C$

All devices were tested for reverse recovery time per the procedures of method 4031 of MIL-Std-750B. A modified circuit as outlined in the JEDEC Publication No. RS282 was used. This circuit utilizes the circuit parameters specified, however, the I_{FM} is standardized at 125 instead of 50 peak amperes.

The data measured on the engineering samples are listed in Table 11 and the distribution shown in Figure 34. Again, the devices passed with margin.

- 3. Group C Inspection
 - a. Subgroup 1 Barometric Pressure Reduced

All of the confirmatory devices were successfully tested under the conditions listed using the specified method 1001.1. A device which arcs over or exhibits harmful coronas that deteriorate the device is considered a failure. After exposure to the low pressure test the devices were tested for reverse current per Subgroup 2 of Table 1. The detail data is listed in Table 11 and the distribution plotted in Figure 35.

b. Subgroup 2 - Blocking Voltage Life Test Temperature: $T_C = 125 \pm 6^{\circ}C$

All of the confirmatory devices were tested for 200 hours, each under the conditions specified, using the method of para. 4.6.2. After exposure to the blocking voltage life test, the reverse current was measured and recorded. The detail data measured is listed in Table 13 and the distribution of the data plotted in Figure 36. All devices passed with margin.

Histogram Data (6)

Devices

oĘ

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.45 .05 25
VERT SCALE:1
CHAR: POST SURGE IR
CHARACTERISTIC-POST SURGE IR
   AVERAGE- 0.712
   SIGMA--- 0.1106345335
   MAXIMUM- 0.82
   MINIMUM- 0.51
                                      Limit
   SAMPLE-- 10
                                    15 mA Max.
 4+
         3+
 2+
     1+ 0 000 0

   0000001111111
   4567890123456
   5555555555555
```

Fig. 33 Post Surge Reverse Current, Ir , (mA)

HISTOGRAM DATA[;5]

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :1.7 .06 25
VERT SCALE:1
CHAR: TRR
    CHARACTERISTIC-TRR
   A'/ERAGE 2.7
   SIGMA--- 0.8527668415
   MAXIMUM- 8.2
   MINIMUM- 2
   SAMPLE-- 10
                                     Limit
                                    15 µsec. Max.
               0 0 0 0 0
  1222222222333
   9012356789123
    2468
            2468
                     2 4
```

Fig. 34 Reverse Recovery Time, T_{rr} (µsec)

```
HISTOGRAM DATA[;7]
```

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS : .20 .05 25
VERT SCALE:1
CHAR: POST BARO IR
CHARACTERISTIC-POST BARO IR
   AVERAGE- 0.631
   SIGMA---- 0.1700620802
   MAXIMUM- 0.72
   MINIMUM- 0.29
                                         Limit
   SAMPLE-- 10
                                       15 mA Max.
 6+
 5+
            4+
            3+
 2+
           1+ 00
           <del></del>
   0000000011111
   23456789
                   1234
```

Fig. 35 Post Barometric Pressure Reverse Current, I_r (mA)

HISTOGRAM DATAL;83

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :. 04 .05 25
VERT SCALE:1
CHAR: POST BYLT IR
CHARACTERISTIC-POST BYLT IR
   AVERAGE- 0.654
   SIGMA--- 0.1024869725
   MAXIMUM- 0.72
                                        Limit
   MINIMUM- 0.46
                                      15 mA Max.
   SAMPLE-- 10
 8+
               7+
               6+
               5+
               4+
               3+
               2+
           <del></del>
   0000000000111
   0123456789012
```

Fig. 36 Post Blocking Voltage Reverse Current, Ir (mA)

4 4 4 4 4 4 4 4 4 4 4 4 4

P. Bransby Resistance 8/29/79 Par. 4.6.1 Thermal Test Envir. ξ 0.14 Tester Date Resistance Fatigue Thermal Thermal Par. 4.6.1 Post Test Rejc **₹** 0.13 0.10 0.12 0.14 Par. 4.6.3 Fatigue Thermal L.T. 0.70 0.70 0.70 0.57 E Post Post Environmental Data Vibration 2016.2, Post Shock Test and 0.72 0.67 2056 TABLE Post Salt Spray Test 1041.1 Moisture Thermal 1021.1 1051.1 Post Shock Test and E Post Thermal Shock Test 1051.1 0.69 0.69 0.61 E Par. 4.6.2 Blocking Voltage L.T. Post 0.70 0.70 0.70 E Ser. No. 5149 Symbol Method Units

I

7

.

1

7

7

1

1

A Section of the Land Section of the Section of the

0.41 0.41 0.41 0.41 0.60 0.50 0.50 0.60 0.50 1 0.70 0.70 0.46 0.70 0.70 0.46 0.72 J150 J160 J162 3163 3156 J157 3151 113 112 -65-

0.10

0.098

0.70

0.74

0.10

0.70

0.15

0.72

0.0

0.78

0.2 (Max.)

0.2 (Max.)

15 (Max.)

15 (Max.)

15 (Max.)

15 (Max.)

15 (Max.) 15 (Max.)

Spec.

0.19

0.56

0.46

0.2

0.56

0.46

The test plan required that only three devices be tested for this parameter. Since four different types of devices made up the samples (see Sec. B) it was decided that all ten devices should be tested for this parameter for a complete evaluation.

c. Subgroup 3 - Thermal Shock, Moisture Resistance and Salt Atmosphere Tests

All the confirmatory devices were tested for Thermal Shock using test method 1051.1 and the conditions stated in the specification. After five cycles, the rectifiers were removed from the environmental chamber and two were submitted to the Moisture Resistance test, method 1021.1.

Reverse current measurements per Subgroup 2 of Table 1 of the specifications were taken as a check at this point to determine if the devices had survived the Thermal Shock and moisture Resistance tests. All the units passed. Detail data is listed in Table 13 and the distributions plotted in Figures 37 and 38.

The two devices (II2, II3) which had been subjected to the Moisture Test were subjected to the Salt Atmosphere test method 1041.1 for 24 hours. After the test, the salt was washed off of the devices which were then examined. The markings were legible and there was no evidence of flaking, pitting of the finish, or corrosion that would interfere with the application of the devices.

Reverse current tests per Subgroup 2 of Table 1 of the specification were performed, the detail data are listed in Table 13 and the distribution is plotted in Figure 39. All devices passed with margin.

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS : .40 .02 25
VERT SCALE:1
CHAR: POST THER SH
 CHARACTERISTIC-POST THER SH
  AVERAGE- 0.58625
  SIGMA--- 0.07998888851
  MAXIMUM- 0.69
  MINIMUM- 0.5
                                    Limit
  SAMPLE -- 8
                                   15 mA Max.
 3+
        2+
        0
            \mathbf{a}
  *******
   0000000000000
   4445566677888
     4826
            4826
                       4 8
```

Fig. 37 Post Thermal Shock Reverse Current, Ir (mA)

Histogram Data (10)

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :. 95 .02 25
VERT SCALE:1
CHAR: TH SH MO
   CHARACTERISTIC TH SH MO
        AVERAGE- 0.41
        SIGMA--- 0
        MAXIMUM- 0.41
                                        Limit
        MINIMUM- 0.41
                                      15 mA Max.
        SAMPLE-- 2
  2+
       []
    0 0 0 0 0 0 0 0 0 0 0 0 0
    3344555667778
```

Fig. 38 Post Thermal Shock and Moisture Reverse Current, I_r (mA)

5937159371593

d. Subgroup 4 - Thermal Fatigue TEst

All of the confirmatory samples were tested for reliability under the specified Thermal Fatigue Test Conditions and Spec. paragraph 4.5.3. The "on" and "off" times were two minutes each. The air flow across the devices was adjusted so that when the devices were conducting, the case or heatpipe temperature was $90 \pm 10^{\circ} \text{C}$ max. and $30 \pm 10^{\circ} \text{C}$ min. The devices were subjected to a minimum of 200 "on-off" cycles. Ten measurements per Subgroup 2 of Table 1 were made. Detail data are listed in Table 13 and distribution is plotted in Figure 40.

Since the sample consisted of four different constructions, an additional post thermal fatigue parameter was measured, Thermal Impedance. These data are listed in Table 13 and the distribution is plotted in Figure 41.

All devices passed. The ion-implanted devices came closest to the specification limit of 0.2°C/W. Because of this high thermal impedance and other considerations ion-implanted devices will not be used in the pilot run of this MM&T contract.

e. Subgroup 5 - Shock & Vibration Tests

Five of the confirmatory samples were shock tested in RCA's Environmental Laboratory, Lancaster, PA using the specified conditions and test method 2016.2.

Following the shock tests, all devices were subjected to a vibration test of variable frequency described in the Specification and Test Method 2056. After the shock and vibration tests, the reverse current measurements at 800 volts and the thermal resistance measurements of Subgroups 2 and 3 of Table 1 were repeated successfully to verify the integrity of the devices. Detail data are listed in Table 13 and the distributions are plotted in Figures 42 and 43.

Histogram Data (11)

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.35 .01 25
VERT SCALE:1
CHAR: POST SALT SP
CHARACTERISTIC-FOST SALT SP
       AVERAGE- 0.41
       SIGMA--- 0
       MAXIMUM- 0.41
                                              Limit
       MINIMUM- 0.41
                                           15 mA Max.
       SAMPLE-- 2
 2+
         1+
         \mathbf{D}
   0000000000000
   333444455555
   5791357913579
```

Fig. 39 Post Salt Spray Reverse Current, Ir, (mA)

```
HISTOGRAM DATA[;13]
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS : .45 .05 25
VERT SCALE:1
CHAR: POST TH FRT
 CHARACTERISTIC-POST TH FRT
   AVERAGE- 0.669
   SIGMA--- 0.0769487564
   MAXIMUM- 0.78
   MINIMUM- 0.56
                                       Limit
   SAMPLE-- 10
                                     15 mA Max.
 6+
       5+
       4+
       3+
       2+
     0
       00
  ****
   0000001111111
   4567890123456
   55555555555555
```

Fig. 40 Post Thermal Fatigue Reverse Current, Ir (mA)

HISTOGRAM DATA[;14]

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.07 .03 25
       VERT SCALE:1
       CHAR: POST ENVR ROJO
       CHARACTERISTIC-FOST ENVR ROJC
         AVERAGE- 0.1318
         SIGMA--- 0.03871778231
         MAXIMUM- 0.2
         MINIMUM- 0.09
         SAMPLE--- 10
οĘ
         4+ 🗆
         3+ 00
         2+ 00 0
                      Limit
                    0.20 C/W Max.
         1+ 0000<sup>1</sup>
          00000000000000
          0112334456677
          7395173951739
```

Fig. 41 Post Thermal Fatigue Thermal Impedance (OC/W)

Histogram Data (12)

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS : .40 .05 25
      VERT SCALE:1
      CHAR: SH VIR
          CHARACTERISTIC-SH VIR
          AVERAGE- 0.61
          SIGMA--- 0.1392838828
          MAXIMUM- 0.74
          MINIMUM- 0.46
                                            Limit
          SAMPLE--- 5
                                           15 mA Max.
of
        2+ 🛛
               1+ 🗓
              0000001111111
                      123456
          156789
```

Fig. 42 Post Shock and Vibration Reverse Current, I_r (mA)

```
Histogram Data (15)
                         LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.08 .02 25
                          VERT SCALE:1
                          CHAR: FIN ENVR ROLC
                              CHARACTERISTIC-FIN ENVR ROUC
                                      AVERAGE- 0.1888888888
                                      SIGMA--- 0.03055050463
                                     MAXIMUM- 0.16
                                     MINIMUM- 0.1
                                      SAMPLE - 3
                                                                                                            Limit 0.2 C/W Max.
oĘ
                                   1+ 0 00 1
                                      ****
                                         00000000000000
                                          0112223344455
                                                                        4826 4826
                                          826
                             Fig. 43 Post Shock and Vibration Thermal Resistance, R
                                                 HISTOGRAM DATA[;16]
                          LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :3.5 .5 25
                          VERT SCALE:1
                        .CHAR:DIM A
                                             CHARACTERISTIC-DIM A
                                      AVERAGE- 4.744
                                      SIGMA--- 0.01488720878
                                      MAXIMUM- 4.761
                                      MINIMUM- 4.718
                                      SAMPLE-- 10
                               10+
                                                9+
                                                8+
                                  7+
                                                6+
                                  5+
                                               4.+
                                                3+
                                                2+
                                                3456789111111
                                                             ....012345
```

Fig. 44 Statistical Distribution of Dimension A

555555

5555555...

The Acceptance Test Procedure required that only two devices be subjected to the Shock and Vibration Tests. Since four different constructions were represented in the sample, RCA subjected a sample of each to the environmental test as follows:

No. of			
Devices	<u>Construction</u>		
1	Webless Wicked		
1	Convoluted Tungsten Button		
1	Nonconvoluted Tungsten Button		
2	Ton-Implanted		

Again all devices passed. The Thermal Resistance data listed for II2 and II3 were measured after the Shock and Vibration Tests.

4. General Data

Table 14 lists a statistical analysis of all the data measured during this confirmatory test. Table 15 lists the key for identifying the individual characteristics. Figures 44, 45, 46, 47 and 48 show the distribution of the dimensions of the samples.

5. Engineering Evaluations

a. Low Temperature Thermal Shock

In addition to the required tests discussed, two nonconvoluted devices with tungsten buttons were subjected to two complete thermal shock test using method 1051.1 and a low temperature of -55°C instead of the specified -25°C. This action results in doubling the number of nonconvoluted devices tested, doubling the number of cycles to 10 instead of 5, and doubling the stress to -55°C instead of -25°C. Both devices passed with flying colors.

S/N	Reverse Current (I _r) mA	Thermal I	Resistance (R _{QJC})
J155	0.82	0.1	initial data
	0.1	0.15	after test
J158	0.87	0.09	initial data
	0.1	0.12	after test

Table 14
Statistical Analysis of Confirmatory Data

I PRODUCT-	CONFIMAT	ORY SILICON	TRANSCALENT	RECTIFIER DATA	I
ICHARACTERISTICI	AVG I	SIGMA I	MAX I	MIN ICHI-SQI	NI
1 1	.8221	.1251	.9201	.6101 21.201	101
1 2 1	2.8571	1.7321	6.1801	1.4401 12.851	101
1 3 1	-1141	.0471	.2001	.0701 18.891	101
1 4 1	.9881	.0251	1.0001	.9201 19.691	101
1 5 1	2.7001	.3531	3.2001	2.0001 4.711	101
1 6 1	.7121	.1111	.8201	.5101 8.261	101
7 1	.6311	.1701	.7201	.2901 23.411	101
1 8 1	.6541	.1021	.7201	.4601 26.261	101
9 1	.5861	.0801	.6901	.5001 16.371	81
10 1	.4101	1	.4101	.4101 2.001	21
11 1	.4101	1	.4101	.410) 2.00)	21
1 12 1	.6101	.1391	.7401	.4601 9.711	51
1 13 1	.6691	.0771	.7801	.5601 14.741	101
14 1	.1321	.0391	.2001	.0901 11.121	101
1 15 1	.1381	.0311	.1601	.1001 4.301	31
1 16 1	4.7441	.0141	4.7611	4.7181 8.381	101
17 1	3.4631	.0091	3.4761	3.4471 2.951	101
18 1	.6361	.0081	.6501	.6241 3.821	101
191	1.8041	.0121	1.834)	1.7901 12.401	101
1 20 1	2.1021	.0021	2.1061	2.1001 15.211	101

TUESDAY, OCTOBER 9,1979

Table 15

Key to Statistical Analysis of Table 1.4

Characteristic #	Definition
1	Reverse Current (I _r) at +25 ^o C
2	Reverse Current (I _r) at +125 ^o C
3	Thermal Impedance R _{OJC}
4	Forward Voltage (V _{FM})
5	Reverse Recovery Time (Trr)
6	Post Surge Test, Reverse Current (I _r)
7	Post Barometric Test, Reverse Current (I _r)
8	Post Blocking Voltage Life Test, Reverse Current (I_r)
9	Post Thermal Shock Test, Reverse Current (I_r)
10	Post Thermal Shock & Moisture Test, Reverse Current (I_r)
11	Post Salt Spray Test. Reverse Current (I _r)
12	Post Shock & Vibration Test, Reverse Current (I_r)
13	Post Thermal Fatigue Test, Reverse Current (I_r)
14	Post Environmental Test, Thermal Resistance (R _{OJC})
15	Final Environmental Test, Thermal Resistance (R _{OJC})
16	Dimension A
17	Dimension B
18	Dimension C
19	Dimension D
20	Dimension F

```
HISTOGRAM DATA[;17]
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :1.5 .5 25
VERT SCALE:1
CHAR: DIM B
    CHARACTERISTIC-DIM B
  AVERAGE- 3.4633
  SIGMA--- 0.008844960901
  MAXIMUM- 3.476
  MINIMUM- 3.447
  SAMPLE-- 10
 10+
      9+
      8+
      7+
      6+
      5+
      4+
      3+
      2+
      1+
  <del></del>
   1234567891111
   555555555
                   5555
       Fig. 45 Statistical Distribution of Dimension B
  HISTOGRAM DATA[;18]
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS : .45 .05 25
VERT SCALE:1
CHAR:DIM C
     CHARACTERISTIC-DIM C
   AVERAGE- 0.6868
   SIGMA--- 0.008219894565
   MAXIMUM- 0.65
   MINIMUM- 0.624
   SAMPLE-- 10
  9+
      8+
      7+
      6.+
      5+
      4+
      3+
      2+
      ++++++++++++++++++++
   0000001111111
   4567890123456
   555555555555
```

Fig. 46 Statistical Distribution of Dimension C

HISTOGRAM DATA[;19]

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :.5 .8 25
VERT SCALE:1
CHAR: DIM D
    CHARACTERISTIC-DIM D
  AVERAGE- 1.8042
  SIGMA--- 0.01198888374
  MAXIMUM- 1.884
  MINIMUM- 1.79
  SAMPLE-- 10
 8+
        7+
        6+
        5+
        4+
        3+
        2+
       ++++++++++++++++++++++++++
   0112234455677
   5173951739517
```

Fig. 47 Statistical Distribution of Dimension D

HISTOGRAM DATA[;20]

```
LOWER CELL LIMIT, CELL WIDTH AND NUMBER OF CELLS :1.5 .1 25
       VERT SCALE:1
       CHAR:DIM F
           CHARACTERISTIC-DIM F
          AVERAGE- 2.1015
          SIGMA--- 0.002068278941
          MAXIMUM- 2.106
          MINIMUM- 2.1
          SAMPLE-- 10
        10+
                9+
                of
         8+
                7+
                6+
                5+
                4+
                3+
                2+
                1112222233333
          5791357913579
```

Fig. 48 Statistical Distribution of Dimension F

b. High Temperature Life Test

Transcalent rectifier serial number F147 was tested for 979.8 hours at a case temperature of +175°C. The test was the standard reverse blocking voltage life test, except for the case temperature which was maintained at +175°C instead of +125°C. See section V-E for a detail description of the life test equipment.

At the end of 979.8 hours the device was still capable of holding off 800 volts reverse voltage. At the end of the test, the unit was tested for thermal resistance ($R_{\Theta JC}$) and dissected to determine if any creeping of the heat-pipes had occurred.

Observations:

- 1. R_{OJC} increased from 0.12°C/Watt at zero hours to 0.23°C/Watt at 979.8 hours.
- The wafer solder integrity was excellent.
- No bulging in the convolution was noted.
- All internal dimensions remained the same.

Conclusion:

The unit's physical integrity was not degraded by long term operation at a case temperature of +175°C.

V. Test Equipment

Refer to the First through Sixth Monthly Reports for this contract for additional information concerning test apparatus. The electrical and environmental test equipment survey is listed in Table 16.

A. Surge Current Test Set

The surge current test is a survival test which demonstrates that a rectifier is capable of conducting unusually large amounts of current without

TABLE 16

ELECTRICAL AND ENVIRONMENTAL TEST EQUIPMENT

Method	Test Description	Status of Facility
2066	Physical Dimensions	Precision Vernier Calipers and "go-no-go" gauge available.
4016.2	Reverse Current	Facilities available for A.C. Method. Temperature Controlled Oven available.
Par. 4.6.1	Thermal Resistance	Engineering Test Facility available.
4011.3	Forward Voltage	Power Supply and Monitoring available.
4066.2	Surge Current	Surge Fwd. Current and Rev. Voltage Supplies are available.
4031	Reverse Recovery Time	JEDEC Test Circuit developed and test results correlate with RCA, Somerville, NJ, test data. Test equipment is operational.
1001.1	Barometric Pressure (reduced)	Vacuum Chamber and V_{Γ} Supply available. Supply modified for half-wave operation.
Par. 4.6.2	Blocking-Voltage Life Test	Oven and Supply are available. Supply modified for half-wave operation.
1051.1	Thermal Shock (Temperature Cycling)	Test facility available at RCA, Lancaster, Environmental Test Laboratory.
1021.1	Moisture Resistance	Ditto
2016.2	Shock	Ditto
2056	Vibration, Variable Frequencies	Ditto

TABLE 16 (Cont.)

ELECTRICAL AND ENVIRONMENTAL TEST EQUIPMENT

Status of Facility	Test facility available at RCA, Lancaster, Environmental Test Laboratory.	Power Supply and Controller are arrived
Test Description	Salt Atmosphere (corrosion)	3 Thermal Fatigue Test
Method	1041.1	Par. 4.6.3

DRT 9/22/78 MFD 1/10/79 MFD 9/25/79 being destroyed. In the surge test, there are four distinct, sequential circuit functions;

Application of 250 amperes average (400 amperes RMS) of "on" state heating current to bring the rectifier junction to its normal operating temperature,

Application of one 60 Hz, positive, 1/2 cycle high current surge to the DUT,

Application of one 60 Hz, negative, 1/2 cycle reverse high voltage pulse to the DUT.

The above test sequence of operations is repeated at one minute intervals for 10 total surges.

The repetitive surge current test set is shown in Figure 49. The circuit block diagram is illustrated in Figure 50. Three power supplies are also involved in this test of DUT's ability to withstand overloads. Sequencing on the exact half or full 60 Hz cycle is designed into the equipment. High voltage interlocks are used for safety of the operating personnel.

An a.c. heating current supply heats the DUT to its normal operating temperature before a second supply applies a single, half cycle forward current surge to the DUT. On the subsequent half cycle, an 800 volts peak reverse a.c. voltage is applied to test whether the device has retained its blocking capability following the surge. This surge sequence is repeated ten times at one minute intervals. All parameters are recorded temporarily on a storage oscilloscope for accurate readings.

Other test conditions, such as, higher peak surges, lower reverse voltages and different time intervals can be set up, if desired. Forced air cooling is utilized.

B. Forward On-State Voltage Test Set

In the forward on-state voltage test the peak forward voltage drop is measured while the rectifier is conducting its rated current. At the same time the operation of the heat-pipes is confirmed.





Figure 49 Repetitive Surge Current
Test Set. The DUT was mounted
inside the interlocked door on
the left in the photograph

Semi-Automatic Maltiple Surge Current Test Set - Reapplied Rev. Toltage



20

The test set shown in Figure 51 applies the full rated average a.c. current to the DUT. The cooling air flow is adjusted to achieve the required 100°C on the case of the heat-pipe of the DUT before the peak forward voltage is read on the oscilloscope. A functional block diagram of the circuit is shown in Figure 52.

During this test the temperature is measured at several points along the heat-pipes. In this way, the heat-pipes' thermal balance and isothermal characteristics can be verified. A poorly functioning heat-pipe is not isothermal. Properly functioning heat-pipes are important not only for the reliability of the DUT, but also because the on-state voltage is a function of the junction temperature.


C. Thermal Fatigue Test Set

Rectifiers are temperature cycled by operating them in a circuit in which the devices are heated by conducting their full rated current of 250 A average and cooled by blowing room temperature air across the fins on the device. The test is conducted for a minimum of 200 cycles. The test set is shown in Figure 53 along with the functional block diagram of the circuit in Figure 54. The air flow is adjustable to assure that the specified minimum and maximum (Min. $T_C = 30 \pm 10^{\circ} C$), Max. $T_C = 90 \pm 10^{\circ} C$) temperatures are achieved on every cycle. A recorder connected to a thermocouple attached to the rectifier is used to verify not only the temperature range, but also the number of cycles.

D. Blocking Current Test Set

The blocking current test set is used to measure the leakage currents of the reverse blocking junction. The test set along with the functional block diagram of the circuit are shown in Figures 55 and 56, respectively. The reverse blocking (leakage) currents are measured at the full rated a.c. voltage of 800 volts peak. These currents are measured at both room temperature (25°C) and at the maximum rated temperature (125°C) of the Device Under Test (DUT).

The measurement is performed by monitoring the voltage drop across a calibrated resistor in series with the DUT. This enables an oscilloscope to be used to measure the peak current since the oscilloscope is a voltage rather than a current measuring device. Ohm's law converts the reading to the current.







Figure 51 Forward On-State Voltage
Test Set. The DUT was mounted
at the top of the cooling air
duct in the center of the
photograph.

Block Diagram






Fig. 53 Thermal Fatigue Test Set.
The DUT's are mounted out
of view in the end of the
air cooling duct at the
back of the test set.







Fig. 55

Blocking Current Test Set.
This set was used at room
temperature as well as in
conjunction with an oven
or a vacuum system (not
shown) for the high temperature and reduced barometric pressure tests.
Reverse blocking currents
are measured with this
equipment.



E. Blocking Voltage Life Test

Rectifiers are life tested for 200 hours by subjecting them to reverse blocking voltages of 800 volts while at a temperature of 125°C. A 60 Hz 1/2 wave AC power supply is used for voltage power. The test set is shown in Figure 57 and the functional block diagram is shown in Figure 58.

Metering within the test set provides the temperature of the DUT, elapsed time, voltage and current. A jack is provided for the measurement of the peak voltage with an oscilloscope. Indicator lamps and high voltage fuses are included in the power supply to indicate whether a DUT has failed to block the high voltage during the tests. The test set is designed to test six devices simultaneously.

The power supply is connected through a voltage regulator to the primary power lines of the high temperature oven. In this way, the power and timing are removed from the DUT in the event of a power interruption that would reduce the oven temperature below the test value. An interlocked oven door also removes the high voltage from the DUT when the oven door is opened, thus, protecting the personnel.

This power supply is also used for the Reduced Barometric Pressure test for half wave voltage application to the DUT in the vacuum chamber.


F. Thermal Resistance Test Set

The thermal resistance test set is used to determine the thermal resistance between the junction and the base of the fins on the heat-pipe.

Prior to testing the rectifier, each device is calibrated by recording the forward voltage (V_F) drop at 4.0 A as a function of temperature. At each selected temperature, sufficient time is taken to insure that the junction, the heat-pipes and the oven are all in thermal equilibrium. At 4.0 A, V_F versus temperature is interpreted from measurements of the V_F at temperatures between the selected temperatures.



Fig. 57 Blocking Voltage Life Test Set, including the temperature controlled oven. This oven is also used for the other high temperature tests.



It is this characteristic of V_F versus temperature at 4.0 A which is employed to determine the junction temperature during the thermal resistance test. The difference between the junction temperature and the case temperature, which is measured with a thermocouple attached to the outside wall of the heat-pipe, divided by heating power is the thermal resistance.

When a rectifier is tested it is heated by passing rated current through the device. This heating current is interrupted every $50.0~\mathrm{ms}$ for about $0.5~\mathrm{ms}$. During the interruption, the V_F is measured at the calibration current of $4.0~\mathrm{A}$.

The test set is shown in Figure 59. Figure 60 is a functional block diagram of the circuit.

The thermal resistance of the Transcalent rectifier is a function of dissipation power and ambient temperature.

VI. Specification Control/Configuration Management Program

A. Engineering Specification Control

Specifications for product manufacture, testing and quality control are given in the Engineering Specifications. These specifications (Standardizing Notices) are the official documents used to record and disseminate engineering specifications on electronic components and are developed and maintained by the Engineering Standards activity. These specifications give the details concerning materials, processes, testing procedures, etc., for the products designed and manufactured in SSD-EOD. Quality and Reliability Assurance participates in the establishment of guides listing the mandatory approvers of Engineering Specifications.

B. Engineering Change Proposals (ECPs)

All changes, amendments, delections or deviations from approved Engineering Specifications affecting any standard, custom or development product which has been offered for sale, must be accomplished through the change control system.

The system permits alteration of an accepted practice after approval by designated qualified reviewers on Change Control Board (CCB) whereby the variation becomes new accepted practice.





Fig. 59 Thermal Resistance Test Set.
The DUT is mounted in the end
of the cooling air duct shown
in the foreground.

Pigure 60 Thermal Resistance Test Set



C. Configuration Changes

The Engineering Standards Department has established a change control system by which all necessary revisions or additions to specification documents under the jurisdiction of Engineering Standard can be made. The purpose of the system is to provide a uniform method for evaluating the various aspects of an engineering change, to obtain the written approval of all mandatory approvers, to notify all concerned activities of the reply deadline and the effective dates for an engineering change, as well as to provide approvers with a method for approving, revising, rejecting or temporarily withholding approval of an engineering change.

In addition, the secondary purpose of the change system is to notify all cognizant activities of any change affecting the status or content of a specification as well as obtain information, comments, and guidance from the Material Control, Parts Manufacturing and Materials (Purchasing) functions prior to the submittal of the proposed engineering change to the Engineering Standard Department for issue. Note that the engineering change system is not for the purpose of obtaining engineering information. The necessary engineering tests and discussions with all affected activities must be adequately covered prior to the initiation of a Change Notice.

D. Procedures

All in-house activities have ten working days from the issue date to review a change and make any proposed revisions. After fifteen working days, for inter-plant approvals, Engineering Standards will specify the reply deadline and approval (effective dates on the Engineering Change Form) and the change will be effective on that date. Written approval of all mandatory approvers must have been obtained prior to the reply deadline. Mandatory approvers are those persons responsible for effecting product line development and manufacturing as well as quality and reliability assurance of the product. Marketing and Applications Engineering are responsible for securing any necessary customer approvals.

RGA Solid

Fig. 61

Engineering Change

A	lectro Optics ar			Ta	14 A	T	T U.	1
Subject Anobe	weld	Flang	٩	Permenent	Quantity/Date	L 963	7 &	106
	,;	 -		Temporary				
Developmental	Types	1 4	Dames	_	ON APPROVA	Serial/Lot No	. N/A	
Pilot		calent		For Engineering	Standards Use Only:	Initial Issue	Rein	
IL Custom	P95 00E			Issue Date		3-29-	78	
Commercial				Reply Deadline	Date			
Other	Product Line:	TRAUSC	ALENT	Approval Date	···	3-20-	78	
Present		Er	gineering Specifi	cation & Page No.		change ,		posed
					Vary en.d o	-060 min. ole 5: Di to +.001 P dia. A	t at	open us N
Purpose Initial specification Improve product per Clarify or correct specification Supporting Data Change affects finished parties product or perso	ecifications roduct parform	ance MNo	a) Policy or Specified		ince Pro inable Oth		Remarks)	
Proposed change (does, d				MIL-1-4	5208() [1]	NA BCI	1. 11	يدارد
Government approval	M N/A	Req	Rec'd	Additional Re	<u>· · · · · · · · · · · · · · · ·</u>		7 1.18	- 2/9/
EIA approval TN/A	Req	• • •		ARAMOND N		ove chas	Ja Q	
Customer approval H : Estimated cost of change	N/A	Req (See Add	Rec'd	1 10000			•	
Disposition of absolute a			pelow Holom Herniksi	descent	ses the po	mill No.		
Part(s) or Material(s):			·	7 `` • • • •	,			
Status Oty.	Value	Use	Scrap	1 10-m	pit or fi	DECION.		•
In Process				7		••		
In Invent.	1	 		7				
		 -		-		•		
30 Outer and		J	ł	_ 				
On Order		┵		7				
Note To Originator I proposed change affect nust be obtained before I Change affects Parts Mfg. Change affects Purchasing Change affects stock inve	urnishing EC to	lowing, authori Engineering S	zed signatures tandards. Date				2 1	•
Note To Originator I proposed change affects nust be obtained before I Change affects Parts Mfg. Change affects Purchasing Change affects stock invei- Originator Ben A	urnishing EC to	Engineering S	Dete 3 14 75.	LYD. X. 7	Endorse 2	A.E.	Co.C	•

Engineering Standards | Lancaster, PA

This guide lists the official endorsers and approvers for Engineering Change Proposals.

- ✓ MANDATORY APPROVERS WRITTEN APPROVAL REQUIRED (Ref: ES 1-1-3)

 X OTHER APPROVERS WRITTEN APPROVAL NOT REQUIRED

 Δ INFORMATION ONLY APPROVAL NOT REQUIRED

ECL

PROVERS
KALA
LLMAN
attin

ewart
1 tman
مهندان وجمال الأفوالان
Cauley
lzahn
ller
ayman
amantoni
bbutt
ause
derick

Electro Optics and Devices

ering Standards | Lancaster, PA

3025260 ANODE WELD FLANGE

F14. 63


Date Sept. 14, 1977 Page 1.0

Engineering Specification

30-2-5260

Code 8-Eh

Super. _Aug: 24



NOTES:

- 1. NOT MORE THAN . OO2 TAPER PERMITTED ALONG O.D. OF PART
- 2. PARTS MUST BE FREE OF BURRS; TOOL MARKS, & SCRATCHESD 3. 128 00 DIA. HOLE MAY BE PUNCHEDD 4. DIA'S TO BE CONCENTRIC WITHIN .005 TIRD
- 4 5. DIAMETER TOLERANCE MAY VARY TO +.004 AT OPEN END OF DIAMETER

Paelo Dimension	2 Place Dec.	3 Place Dec.
Woon 8., # 51., th m 6.,	2 .60 2 .65	2 ,505
Above 34"		2.016
Angular Dissertion	. \$	N.

MATERIAL: \$10E2 TYPE 1010 (CRS) .015 x 2.0 sq.

FORMERLY LAB DRAWING A3025260R2

-99-

Engineering Standards will then make the engineering change to the specification and distribute the new printed materials to all using departments so that their standardizing bookkeeping will be updated.

E. Interface Control

A typical Engineering Change Notice (ECP) is shown in Figure 61, and official endorsers are shown in Figure 62. Although this change example is a rather simple one, it does show the mandatory approvers and the routing path required to make an engineering change (second sheet). The Specification, Figure 63, which is being changed is also included as an example.

F. Standardizing Procedure

The methods utilized in standardizing this product are described briefly below. Development and Production Engineering released information to the Engineering Standards Department via an Engineering Specification Request endorsed by authorized approvers from both Operations and Marketing. At this time, controlling Engineering Specifications were issued on the Transcalent rectifier. These specifications will be in effect throughout the Confirmatory and Pilot Run phases except as changed by an approved Engineering Change Notice. Initial and revised specifications are issued to the activities which require them, and it is the responsibility of the using activities to see that the latest specifications are available to the operators who fabricate the product. The using activity is also responsible for the up-to-date maintenance of its specification book or reference files.

The Engineering Specifications will contain the following mandatory requirements as a permanent, printed record:

- 1. Outline Drawing
- 2. Testing Specification
- 3. Bill of Materials
- 4. Parts and Assemblies Specification
- 5. Material Specifications
- 6. Process Specifications
- 7. Marking Specification
- 8. Packing Specification

This information will thus constitute the Product Base Line at the conclusion of the Pilot Run phase of the engineering contract. Government approval of any subsequent changes can be incorporated in any subsequent production contracts if required to assure the form, fit or function of the device.

G. Specification Availability

Initial and revised specifications are issued to the activities that require them, and it is the responsibility of the using activities to see that the latest specification available to the person or persons who use it with a minimum of delay. The using activity is responsible for the up-to-date maintenance of its specification books or files.

H. Standardized Examples

An example of a standardized part drawing is shown in Figure 64. The example is used to demonstrate the procedures utilized on all parts drawings. The material specification in the lower left-hand corner shows an RCA designation of sides which in turn delineates material composition and material tolerance in the RCA specification system.

Please note that each dimension has a clarifying capital letter, and each tolerance has a small letter. The capital letter identifies the dimension, whereas, the small letter denotes the inspection tool to be used to measure the dimension. See the example of small letter delineation in Figure 65.

A proprietary assembly procedure sheet is also standardized, but not included in this report. Notice that the assembly drawing, Figure 66, lists the parts by number and the top of the procedure sheet identifies the parts associated with the number via a parts list. The operations sheet spells out in detail each assembly step required This feature will make to assemble the device. it possible to establish Quality Control Audit Stations in the future, as required. The last example delineates the plating procedure as required to complete the fabrication of the assembly. procedures described assure that the assemblies are put together by the same procedures at all times, a necessary factor of the MM&T program.

Electro Optics and Devices

Engineering Standards | Lancaster, PA


3025260 ANODE WELD FLANGE

July 17, 1978 Page 1.0

30-2-5260 **Engineering Specification**

Code 6-EH

Super. - Har. 20, 1978 Mar. 23, 1978





NOTES:

- 1. NOT MORE THAN .002 TAPER PERMITTED ALONG O.D. OF PART
- PARTS MUST BE FREE OF BURRS; TOOL MARKS, & SCRATCHESD. 128 .08 DIA. HOLE MAY BE PUNCHEDD DIA'S TO BE CONCENTRIC WITHIN .005 TIRD

- Diameter tolerance may vary to +.004 at open end of diameter.

MATERIAL: S10E2 TYPE 1010 (CRS) .030 ± .0015 -425 x 2.0 sq. 2.0 54.

Dimensions in inches.

	Angular Dimension
-102-	

Above 24"

Basic Dimension

		2.(.015	_]
ension			*	N.		
	•					

2 Place Dec.

FORMERLY LAB DRAWING A3025260R2

-963-78-108-

3 Place Dec

After fight. These drawings and specifications are the property of RCA Corporation, Electro Optics and De

N APOL JE

RCA Electro Optics and Devices

Engineering Standards|Lancaster, PA

Subject 3025260-1 ANODE WELD FLANGE

Date Mar. 23, 1978 Page 3.0

Engineering Specification

30-2-5260

Code 8-EH

_		Inquestra	n Metho	•					Super.		Aug. 2	4, 1	977
	Remarks						· · · · · · · · · · · · · · · · · · ·			NONE BIG ENOUGH TO CATCH A FINGE			
	Equipment Used	MICROMETER - 0.D.	MICROMETER V-BLOCK & DIAL INDICATOR	HICROMETER	MICROMETER		MICROMETER	MICROHETER	V-BLOCK & DIAL INDICATOR	PINCERNAIL		V-BLOCK & DIAL INDICATOR	
	Sempling Plan – AQL	b = 1.5%	م	م	م	n = one/lot	م	م	م	م	n = one/lot	م	
	Spec.	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	P/PRINT	
	Dimension of Characteristics	<	æ	ပ	A	#	Per	ပ	-103-	7	'n	*	:
•	CHANGE		9	<u>63-7</u>	8-10	8			DLY	/SDH			

Fig. 66

Electronic Components

Engineering Standards | Industrial Tube Division | Lancasius, PA.

Subject RECTIFIER ASSLY, WELDED

Date June 9, 1980


age 1.0

Engineering Specification

30-2-6367

Code 8-A

Super. Jan. 25, 1980, 3025294, Pg. 1.0



Formerly 3025617

DIMENSIONS IN

CHANGE

CAUTION: Use only the labricants specified in E.S. 33-2-005. UNLESS OTHERWISE SHOWN. DIMENSIONS SHOWA WITHOUT

963-80-116

-104-

.T/SUN

I. Video Tape

All processes relative to manufacturing and testing were video taped. These video tapes were supplied to the government in accordance with the agreement made 3 April 1980 for the close out of this contract. In addition to the video tapes, a cross index for the Transcalent rectifier, thyristor and transistor was included.

VII. Program Evaluation and Review Technique

A Program Evaluation and Review Chart (PERT) was prepared quite early in the program. It contains the objectives for all the major portions of the contract along with the most critical path and delivery dates for all items. The chart was used as a management tool in the Transcalent Silicon Rectifier Program. The chart can be seen in Figure 67.

VIII. Conclusion and Recommendation


The engineering and confirmatory sample phases of the program were successfully completed on schedule as stipulated by the program evaluation chart (PERT).


No particular difficulties were involved in either phase of the program.

All drawings and procedures were updated to reflect the final design, namely, standard doped, webless wick and nonconvoluted cathode strain isolation rings. The reasons for the final design have already been discussed and verified in the body of this report. Copies of the detail assembly drawings were shipped to MERADCOM on 13 August 1980.

The Pilot run portion of the program is to be deleted as indicated in the RCA proposal No. DP-8135A for: "Manufacturing Methods and Technology for Silicon Rectifiers" dated 19 November 1979 and the agreement arrived at on 3 August 1980 at MERADCOM.

It is suggested that a contractor be found to continue with the Pilot run portion of the program.





-106-

<u>1</u>

IX. Distribution List

The following pages include the distribution list supplied by the Contracting Officer with the DD 1423 for the Interim Technical Report.

Dr. Paul E. Greene Dir. Solid State Lab. Hewlett Packard Co. 1501 Page Mill Road Palo Alto, CA 94304

Mr. Gerald B. Herzog Staff Vice President Technology Centers RCA David Sarnoff Res. Ctr. Princeton, NJ 08540

Dr. George E. Smith Bell Telephone Labs, Inc. MOS Device Dept. 600 Mountain Ave. Room 2A323 Murray Hill, NJ 07974

Commander
U.S. Army Electronics Command
ATTN: DRSEL-TL-1
Mr. Robert A. Gerhold
Fort Monmouth, NJ 07703

Commander
Harry Diamond Labs.
2800 Powder Mill Rd.
ATTN: DRXDO-RCC,
Mr. Anthony J. Baba
Adelphi, MD 20783

Commanding Officer
Picatinny Arsenal
ATTN: SARPA-ND-D-A-4
Mr. Arthur H. Hendrickson
Bldg. 95
Dover, NJ 07801

Commanding General
U.S. Army Missile Command
ATTN: Mr. Victor Ruwe,
DRSMI-RGP
Redstone Arsenal, AL 35809

Commander
U.S. Army Electronics Command
ATTN: DRSEL-TL-BS
Mr. George W. Taylor
Fort Monmouth, NJ 07703

Commanding Officer
U.S. Army Research Office
P.O. Box 12211
ATTN: Dr. Chas. Boghosian
Research Triangle Park, NC 27709

Naval Research Laboratory ATTN: Dr. David F. Barbe, Code 5260 4555 Overlook Avenue, SW Washington, DC 20375

Naval Electronics Lab Center ATTN: Mr. Charles E. Holland, Jr. Code 4300 271 Catalina Blvd. San Diego, CA 92152

40

The Johns Hopkins Univ. Applied Physics Laboratory ATTN; Dr. Charles Feldman 11100 Johns Hopkins Road Laurel, MD 20810

Commander
Naval Surface Weapons Center
ATTN: Mr. Albert D. Krall,
Code WR-43
White Oak
Silver Spring, MD 20910

Commander
RADC
ATTN: Mr. Joseph B. Brauer, RBRM
Griffiss AFB, NY 13441

NASA Geo. C. Marshall Space Flight Center ATTN: Dr. Alvis M. Holladay, Code EC-41 Marshall Space Flight Center, AL 35812

NASA
Langley Research Center
Langley Station
ATTN: Mr. Charles Husson, M/S 470
Hampton, VA 23665

Dir. National Security Agency ATTN: Mr. John C. Davis, R55 Fort George C. Meade, MD 20755 Commander
U.S. Army Production
Equipment Agency
ATTN: AMXPE-MT
(Mr. C. E. McBurney)
Rock Island, IL 61201

Mr. Jack S. Kilby 5924 Royal Lane Suite 150 Dallas, TX 75230

Dr. Barry Dunbridge TRW Systems Group One Space Park Redondo Beach, CA 90278

Mr. Harold D. Toombs Texas Instruments, Inc. P.O. Box 5474; M/S 72 Dallas, TX 75222

Commander, AFAL ATTN: AFAL/DEH Mr. Stanley E. Wagner Wright Patterson AFB, OH 45433

Lincoln Laboratory, MIT ATTN: Dr. Donald J. Eckl P.O. Box 73 Lexington, MA 02173

RADC (ETSD)
ATTN: Mr. Sven Roosild
Hanscom AFB, MA 01731

General Electric Company Semi-Conductor Products Dept. Building 7, Box 42 Syracuse, NY 13201

Micro-Electronics Laboratory Hughes Aircraft Company 500 Superior Avenue Newport Beach, CA 92663

Silicon Transistor Corp.
ATTN: Mr. P. Fitzgerald
Katrina Road
Chelmsford, MA 01824

Mr. Daniel Becker
Reliability & Qual. Test Center
Mannes Spacecraft Center
Houston, TX 77058

Texas Instruments, Inc. Library M.S. 20 P.O. Box 5012 Dallas, TX 75222

Dr. S. Bakalar Transitron Electronic Corp. 168 Albion Street Wakefield, MA 01880

Mr. R. Riel Westinghouse Electric Corp. R&D Center Pittsburgh, PA 15235

National Semi-Conductor Corp. ATTN: Mr. R. Bregar Danbury, CT 06810

Solitron Devices 256 Oak Tree Road Tappan, NY 10983

Dr. L. Suelzle
Delta Electronics Corp.
2801 S. E. Main Street
Irvine, CA 92714

Bell Laboratories ATTN: Mr. W. H. Hamilton Whippany, NJ 07981

Commander
Naval Ships Res. & Dev. Center
ATTN: W. Kohl (Bldg. 100-3)
Annapolis, MD 21402

United Technologies Corp. Power Systems Division ATTN: Mr. Kenneth Lipman Box 109 South Windsor, CT 06074

Martin Marietta
ATTN: Mr. E. E. Buchanan
P.O. Box 179
Denver, CO 80201

J. J. Henry Co., Inc. Special Proj. Attn: Mr. Mike Saboe - NSRDC Study 2341 Jefferson Davis Highway Arlington, VA 22202

Fermi National Accelerator Lab. ATTN: Mr. Frank S. Cilyo P.O. Box 500 Batavia, IL 60510

Hughes Aircarft Company Ground Systems Group ATTN: Dr. Kal Sekhon Fullerton, CA 92634

Commander
Navy Weapons Center
ATTN: Mr. S. S. Lafon
China Lake, CA 93555

Commander (2)
U.S. Army Electronics Command
ATTN: DRSEL-PP-I-PI
Mr. William R. Peltz
Fort Monmouth, NJ 07703

Commander (2)
U.S. Army Mobility Equipment
Research and Dvelopment Ctr.
ATTN: STSFB-EAP
Dr. Russ Eaton
Fort Belvoir, VA 22060

Advisory Group on Electron Dev. (2) ATTN: Working Group on Pwr. Devices 201 Varick Street New York, NY 10014

Mr. Ron Wade ATTN: ELEX-0151431 Navla Electronic Sys. Command Washington, DC 20360

Dr. Robert Redicker
Mass. Inst. of Technology (MIT)
Building 13-3050
Cambridge, MA 02139

Defense Electronics Supply Ctr.
Directorate of Engineering
and Standardization
DESC-ECS (Mr. N. Hauck)
1507 Wilmington Pike
Dayton, OH 45401

General Instrument Corp. Semi-Conductor Prod. Group ATTN: Mr. G. Cohen 600 W. John Street Hicksville, LI, NY 11802

Harry Diamond Laboratories ATTN: Technical Library Connecticut Avenue and Van Ness Street Washington, DC 20438

Jet Propulsion Laboratory ATTN: Mr. L. Wright Mail Stop 158-205 4800 Oak Grove Drive Pasadena, CA 71103

NASA Lewis Research Center ATTN: Mr. Gail Sundberg (MS54-4) 2100 Brook Park Road Cleveland, OH 44135

Commander
AF Aero Propulsion Lab.
ATTN: AFAL/PODI
(Mr. Philip Herron)
Wright Patterson AFB, OH 45433

Commander
Naval Air Development Center
ATTN: Mr. Howard Ireland (3043)
Mr. Joseph Segrest
Warminster, PA 18974

Commander
NAVSEC Code 420 CTRBG
ATTN: Mr. Arnold D. Hitt, Jr.
801 Center Building
Hyattsville, MD 20782

Delco Electronics ATTN: Dr. A. Barrett Mail Code 8106 676 Hollister Avenue Goleta, CA 93017

NASA
Johnson Space Center
ATTN: Mr. E. Wood, Code EG2
Houston, TX 77058

Garrett Air Research Mfg. Co. of Arizona ATTN: Mr. R. N. McGinley P.O. Box 5217 402 S. 36th Street Phoenix, AZ 85010

Lockheed California Co. ATTN: Mr. W. W. Cloud Department 75-82 Bldg. 63/3, Box 551 Plant A-1 Burbank, CA 91520

Sanders Associates
ATTN: Mr. A. Hurley
NCAI ~ 6247
95 Canal Street
Nashua, NH 03061

Defense Documentation Center (1) ATTN: DDC-IRS 5010 Duke Street Cameron Station (Bldg. 5) Alexandria, VA 22314

NASA Scientific & Tech. Inf. Off./KSI Washington, DC 20541

Commander
U.S. Army Electronics Command
Communications Systems
Procurement Branch
Fort Monmouth, NJ 07703
ATTN: Capt. H. John Patch/PCO
DRSEL-PP-C-CS-1

TRW, Inc.
Defense & Space Systems Group
ATTN: Mr. Art Schoenfeld
One Space Park
Redondo Beach, CA 90278

Garrett Air Research ATTN: Mr. Everett Geis 2525 West 190 Street Torrance, CA 90509

Airesearch Manufacturing Co. ATTN: Mr. John Ashmore Electronic Systems 2525 W. 190th Street Torrance, CA 90509

Naval Underwater Systems Center ATTN: Mr. George Anderson Code 3642 Newport, RI 02840

Dr. Roy Scott Hickman
Chairman, Dept. of Mech & Environ.
Engr.
University of California
Santa Barbara, CA 93106

Ohio Semitonics, Inc. 1205 Chesapeake Ave. Columbus, Ohio 43212 ATTN: Mr. A. E. Middleton

DISTRIBUTION WITHIN RCA-SSD

C.	L.	Rintz
05	7-6	44

T. T. Lewis 058-632

E. D. Fleckenstein 053-460

N. R. Hangen (2) 073-637

D. R. Trout 086-963

W. T. Burkins 086-963

A. J. Witkowski 086-963

R. E. Reed (10) 086-963

J. Grosh/R. Bauder 080-923

C. E. Doner 086-963

G. J. Buchko/R. Beam 003-953

J. Heine 068-682

Library 686

R. M. Bowes 057-644

J. V. Platt Somerville

K. C. Harding
Arlington

E. Schmitt Somerville

B. B. Adams 086-963

J. D. Schmitt 057-634

M. F. DeVito 086-963

APPENDIX

RCA ACCEPTANCE TEST PROCEDURE (ATP) 'SILICON TRANSCALENT RECTIFIER, J15401

CONTRACT: DAAK70-78-C-0120 DATED: 78 Jun 30

ITEM NO.: 0004, DD1423 Seq. No. A002

PROJECT: #331/E38/78

SPECIFICATION: MERADCOM Semiconductor Device

Silicon Transcalent Rectifier Spec

dated 6 June 1978

PREPARED FOR: U. S. Army Mobility Equipment R&D Command

Procurement & Production Directorate

Fort Belvoir, VA 22060

PREPARED BY: RCA Corporation

Solid State Division, Electro-Optics & Devices

New Holland Avenue

Lancaster, Pennsylvania 17604

ISSUE DATE: May 30, 1979

FOREWORD

This test plan for the Confirmatory Samples, Item 0002, is submitted in fulfillment of the contract data requirement for a Product Assurance Test, Demonstration and Evaluation: Confirmatory Sample Test Plan, Item 0004, Seq. No. A002.

RCA forms TL-362, TL 343, and TL 309A are used for the Acceptance Specification list of tests and test methods. These forms are components of the RCA Configuration Management plan used for the control and direction of this contract.

This report is written also in conformance with paragraphs 1.2.6, 3.1.8, and 3.1.9 of Attachment No. 1 to the contract.

After receipt of this report, it is recognized that the government shall have 15 days in which to evaluate this test plan.

REPUT Electronic Components

Engineering Standards Industrial Tube Division | Lancaster, PA

Subject ACCEPTANCE SPECIFICATION

Date

Engineering Specification

23-3-J15401

Code

Super.

RGA Electronic Components

Lancaster, PA

J15401

Silicon Transcalent Rectifier

ACCEPTANCE SPECIFICATION

Date May 30, .. 1979

Supersedes Engineering Test Plan

Electro Optics and Devices

Date 5/30/79

Engineering Specification

Page]

Engineering Standards | Lancaster, PA

23-3-J15401

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

Test Plan for Confirmatory Samples of Silicon Transcalent Rectifier, J15401

This Test Plan describes the tests and inspections to be performed on completed J15401 Transcalent Rectifiers.

Reference Specification: MERADCOM Semiconductor Device

Silicon Transcalent Rectifier Spec.

dated 6 June 1978

Test Plan

A. 1. Testing Time Schedule - After all assembly and manufacturing operations have been completed on finished J15401 units, these units are to be tested in accordance with this Test Plan.

- 2. Sequence of Examinations and Tests: Tests may be run in any order unless a specific order of tests is noted elsewhere. The listing of tests within any group or subgroup is not a specified order of tests.
- 3. Confirmatory Sample Inspection The Confirmatory Sample Inspections shall consist of the tests specified in Tables I, II, and III. The number of confirmatory samples to be delivered to the Government is 10. The percentage of units to be subjected to each test and the percentage of failures allowed are listed below. When the percentage of units to be tested is less than 100%, the units shall be randomly selected. In all cases where a percentage selected for testing of failures allowed results in a fractional number of units, the quantity shall be rounded up to the next whole number of units.

Table I Group A Inspection

		<pre>% of Units to be Tested</pre>	<pre>% of Units Tested Allowed to Fail</pre>
Subgroup 1	Visual and Mechani- cal Inspection Physical Dimensions	100 100	0 0
Subgroup 2	Reverse Current and Reverse Voltage (TA = 25°C)	100	0
Subgroup 3	Thermal Resistance for Rectifier Diodes	100	10
Subgroup 4	Reverse Current and Reverse Voltage (T _C = 1250	C) 100	5

Ref Electro Optics and Devices

Date 5/30/79 Page 2

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

Table I Group B Inspection

	•	% of Units to be Tested	t of Units Tested Allowed to Fail
Subgroup 1	Forward Voltage	100	0
Subgroup 2	Surge Current	100	10
Subgroup 3	Reverse Recovery Time	100	10
Table III	Group C Inspection	•	
Subgroup 1	Barometric Pressure - Reduced	50	0
Subgroup 2	Blocking-Voltage Life Te	st 30	0
Subgroup 3	Thermal Shock Moisture Resistance Salt Atmosphere	20 20 20	0 0 0
Subgroup 4	Thermal Fatigue Test	100	10
Subgroup 5	Shock Vibration, Variable Freq	. 20 . 20	0

TEMP Electro Optics and Devices

5/30/79 3 Date Page

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

METHOD	REQUIREMENT OR TEST	CONDITIONS	5	MIL ITD 105		L	MITS	UNIT
OR PARA.	REQUIREMENT ON 1631	CORDITIONS	AQL.	INSP. LEV. OR COSE	SYMBOL	MIM.	MAX.	
est Pla	n (Continued)			'				
1.	Description of the	method of Tests and Pr	oced	ures	· 			
1	1	ABLE I - GROUP A INSPE	CTIC	**		-	-	
ef.: M	IL-STD-750B	1						
ubgroup	11	1		'	1			
	Visual and Mechanical Inspection			1				
2066	Physical Dimensions	(See Figure 1)						,
Subgroup	1-2	$T_A = 25 \pm 3^{\circ}C$		'				
4016.2	Reverse Current and Reverse Voltage	A.C. Method, $f - 60 \text{ H}$ V _r = 800 V	Z		ir		15	mA
Subgroup	 3	$T_A = 25 + 3^{\circ}C$		'				
34. 1	Thermal Resistance for Rectifier Di- odes	Heating Conditions I _{F1} = 250 A			R _{0jc}		0.2	°c/v
		Cooling Conditions: Airflow <150 CFM						
ubgroup	<u> </u>	$T_{c} = 125 \pm 6^{\circ}C$		'				
, þ	Reverse Current	AC Method, F - 60 Hz	'	'	ir	1	60	mA
016.2	Reverse Voltage	v _r = 800 v		'	'			
,	1	1		'				
	1	1		'				
1	1	1		'				
1	1	1		,	İ	ł		
1	1	-119-						

C: AS RECORFED
C: TO BE DETERMINED

These drawings and specifications are the property of RCA Corporation, Electro Optios and Dources and snall not be re-produced or capital or used as the basis for the magnifecture or sale of apparatus and/or devices without permission.

REAL Electro Optics and Devices

Date 5/30/79

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

ACCEPTANCE SPECIFICATION

Code

Super

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Super.							
TABLE II - GROUP B INSPECTION TABLE II - GO HZ TABLE II - GROUP B INSPECTION TABLE II - GO HZ TABLE II		TEST OF THEMSELLORS	CONDITIONS	S.	TD		LIMITS		UNIT	
Subgroup 1 $T_{A} = 25 \pm 3^{\circ}C$ $I_{F} = 250 \text{ A (A.C. Avg.)}$ Forced Air Cooled		*	64/01/10/13	ר ו	INSP. LEV. OR CODE	STMBOL	MIN.	MAX.		
A011.3 Forward Voltage I_F = 250 A (A.C. Avg.) V_F		TA:	BLF II • GROUP B INSPE	CTIO	N					
Forced Air Cooled <150 CFM Subgroup 2 TA = 25 + 3°C If = 250 A (Avg.) A.C. f = 60 Hz One (1) Cycle Surge: 10 surges; one (1) per Min., Surge duration = 7 mSec (Min.) Vr = 800 V FINAL MEASUREMENT Subgroup 2 TA = 25 + 3°C 4016.2 Reverse Current and Reverse Voltage Vr = 800 V Subgroup 3 4031 Reverse Recovery Time Use JEDEC Test circuit for Trr, Irm > 50 A, 1/2 Sine Wave Pulse of 20 µSec max. base width (L = 1.3 µH and	Subgrou	<u>p 1</u>	$T_A = 25 \pm 3^{\circ}C$							
Surge Current $I_{f} = 250 \text{ A (Avg.) A.C.} $ $f = 60 \text{ Hz} $ $One (1) \text{ Cycle Surge:} $ $10 \text{ surges; one (1)} $ $per \text{ Min., Surge duration } = 7 \text{ mSec (Min.)} $ $V_{r} = 800 \text{ V}$ FINAL MEASUREMENT $Subgroup 2$ $T_{A} = 25 + 3^{\circ}C$ $4016.2 \text{ Reverse Current and Reverse Voltage}$ $V_{r} = 800 \text{ V}$ $Subgroup 3$ $4031 \text{ Reverse Recovery Time}$ $Use \text{ JEDEC Test circuit for } T_{rr}, I_{rm} \geq 50 \text{ A,} \\ 1/2 \text{ Sine Wave Pulse of } 20 \text{ µSec max. base width (L = 1.3 µH and}$ 15 MA	4011.3	Forward Voltage	Forced Air Cooled)		v _F		2.0	v	
$f^{-} = 60 \text{ Hz}$ $One (1) \text{ Cycle Surge:}$ $10 \text{ surges; one (1)}$ $per \text{ Min., Surge duration } = 7 \text{ mSec (Min.)}$ $V_{r} = 800 \text{ V}$ $FINAL \text{ MEASUREMENT}$ $\frac{\text{Subgroup 2}}{\text{Subgroup 2}}$ $T_{A} = 25 + 3^{\circ}\text{C}$ $4016.2 \text{ Reverse Current and Reverse Voltage}$ $V_{r} = 800 \text{ V}$ $\frac{\text{Subgroup 3}}{\text{Subgroup 3}}$ $4031 \text{ Reverse Recovery Time}$ $\frac{\text{Use JEDEC Test circuit for } T_{rr}, I_{rm} \geq 50 \text{ A, } 1/2 \text{ Sine Wave Pulse of } 20 \text{ µSec max. base width (L = 1.3 µH and } 15.0 \text{ µSec max.}$	Subgrou	p 2	$T_A = 25 \pm 3^{\circ}C$							
Subgroup 2 $T_A = 25 \pm 3^{\circ}C$ 4016.2 Reverse Current and Reverse Voltage $V_r = 800 \text{ V}$ Subgroup 3 4031 Reverse Recovery $V_r = 800 \text{ V}$ Use JEDEC Test circuit for $V_r = 800 \text{ V}$ 15.0 $V_r = 800 \text{ V}$		Surge Current	<pre>f = 60 Hz One (1) Cycle Surge: 10 surges; one (1) per Min., Surge duration = 7 mSec (Min.)</pre>			ię	4000		A	
4016.2 Reverse Current and Reverse Voltage $V_r = 800 \text{ V}$ i_r		FINAL MEASUREMENT					. :			
Reverse Voltage $V_r = 800 \text{ V}$ Subgroup 3 4031 Reverse Recovery Use JEDEC Test circuit for T_{rr} , $I_{rm} \geq 50 \text{ A}$, $1/2 \text{ Sine Wave Pulse of } 20 μSec max. base width (L = 1.3 μH and$		Subgroup 2	$T_A = 25 \pm 3^{\circ}C$							
4031 Reverse Recovery Use JEDEC Test circuit for T_{rr} , $I_{FM} \geq 50$ A, 1/2 Sine Wave Pulse of 20 µSec max. base width (L = 1.3 µH and		Reverse Current and Reverse Voltage	A.C. Method, $f - 60 H$ $V_r = 800 V$	2		ir		15	m.A.	
Time for T_{rr} , $I_{rm} > 50$ A, $1/2$ Sine Wave Pulse of 20 μ Sec max. base width (L = 1.3 μ H and	Subgrou	p <u>3</u>					:			
		Reverse Recovery Time	for T_{rr} , $I_{rm} \ge 50$ A, 1/2 Sine Wave Pulse of 20 μ Sec max. base width (L = 1.3 μ H and			t _{rr}		15.0	μSec	
-120-			-120-							

^{#:} AS RECORDED

Electro Optics and Devices

Date 5/30/79 Page

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

METHOD			MIL STD 105			LIM	ITS	UNIT
OR Para.	REQUIREMENT OR TEST	CONDITIONS	AQL.	INSP.	SYMBOL	MIN.	MAX.	URIT I
	TA	BLE III - GROUP C INSI	ECTI	ON				
Subgrou	p 1							
1001.1	Barometric Pressure (Reduced)	$T_A = 25 + 3^{\circ}C$ $t = 1 \text{ min. } 0 \text{ f} = 60$ 15 mm of Hg. pressure Peak Value of $V_r = 800 \text{ V}$	Hz,					
Subgrou	p 2							
	Blocking Voltage Life Test	$T_c = 125 \pm 6^{\circ}C$						
Para B2.		t = 200 hr., Peak val of V = 800 V See Figure 2	ue					
	FINAL MEASUREMENTS							
	Subgroup 2	$T_A = 25 \pm 3^{\circ}C$						
		A.C. Method, f - 60 F V _r - 800 V	2	:	ir		15	mA
Subgrou	p 3							
		Test Condition B, 5 cycles except T _{LOW} = -25 C						
1021.1	Moisture Resistance	Omit Initial Condition	n					
1041.1	Salt Atmosphere (Corrosion)	t = 24 hr.						
	FINAL MEASUREMENTS					ł		
	Subgroup 3	T _A = 25 + 3°C						
4016.2	Reverse Current and Reverse Voltage	A.C. Method, $f - 60 \text{ F}$ V _r = 800 V -121-	z		ir		15	mA

^{1:} AS RECORDED 4: TO BE DETERMINED

CHANGE ... ADDITION

Electro Optics and Devices

Date 5/30/79

Page 6

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

ACCEPTANCE SPECIFICATION

Code

Super.

METHOD			MIL STD 105			LIMITS		UNIT
OR PARA.	REQUIREMENT OR TEST	CONDITIONS	AQL. DEF.	INSP. LEV. OR CODE	SYMBOL	MIN.	MAX.	UNIT
Subgrou	p 4		}					
	Thermal Fatigue Test	$I_F = 250 A (Avg.)$		ł		200		Cycle
Para. B3.		$T_c = 30^{\circ} + 10^{\circ} \text{ min.}$ $T_c = 90^{\circ} + 10^{\circ} \text{ max.}$ Applied Voltage = 6 V min.						
	FINAL MEASUREMENTS							
	Subgroup 4	$T_A = 25 \pm 3^{\circ}C$						
	Reverse Current and Reverse Voltage	A.C. Method, $f - 60 \text{ F}$ V _r = 800 V	z		ir		15	nA
Subgrou	p 5							
2016.2	Shock	Non-Operating, 500 G @ 1.0 mSec, 5 blows each in orientation: X ₁ , Y ₁ and Z						
2056	Vibration, Variable Frequency	5 G, 100 Hz to 1000 H	z			}		
	FINAL MEASUREMENTS							
	Subgroup 5	$T_A = 25 \pm 3^{\circ}C$						
4016.2	Reverse Current and Reverse Voltage	A.C. Method, $f - 60 I$ $V_r = 800 V$	z		ir		15	πA
	Subgroup 3	$T_{A} = 25 + 3^{\circ}C$						
Para. B4.	Thermal Resistance for Rectifier Di- odes	Heating Conditions $I_{F1} = 250 \text{ A}$			R _{0jc}		0.2	PC/W
		Cooling Conditions: Airflow <150 CFM						
		-122-		1	1	1	}	

^{#:} AS RECOPDED

[·] CHANGE ·· DELETION




Figure 1 Transcalent Rectifier Type J15401 Cross Section




Figure 2 Basic Circuit for Blocking Voltage Life Test

REAL Electro Optics and Devices

Date 5/30/79

Page 9

Engineering Standards | Lancaster, PA

Engineering Specification

23-3-J15401

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

B. 2. Blocking-Voltage Life Test

The sample to be tested shall be placed in the circuit of Figure 2. Test duration will be a minimum of 200 hours at a case temperature, $T_C = 125 + 6^{\circ}C$.

- 3. Thermal Fatigue Test The device shall be cycle tested between two case temperatures $T_C = 30 \pm 10^{\circ} C$ and $T_C = 90 \pm 10^{\circ} C$ for 200 cycles. A cycle shall consist of two intervals: "On" for at least two minutes and "Off" for at least two minutes, as required to achieve the case temperature limits. The device being tested will be connected in a test fixture with sufficient air flow across the device to obtain the case temperature excursion of $30 \pm 10^{\circ} C$ to $90 \pm 10^{\circ} C$ within the cycle.
- 4. Thermal Resistance for Rectifier Diodes The rectifier to be tested should be placed in a sircuit described in MIL-STD-750B, Method 4081, Figure 1. The procedure of para. 3 applies but 3.1 shall be replaced by the following: The measurement of the case temperature T_C, is performed at the base of the fins on the heat-pipes after the device reaches thermal equilibrium. The junction temperature, T_i, is determined from the value of V_{F1} measured during the brief measurement interval and from the calibration curve of this temperature dependent variable. The thermal resistance, R_{0ic}, is calculated as follows:

 $\frac{(T_j-T_C \text{ (Average)})}{Pd} \text{ ($^{O}_C/\text{Watt}$) where: P is the product of the heating current and voltage, d is the duty factor of the heating current on-time to the total interval including the measurement interval.}$

RCA Electro Optics and Devices

Date 5/30/79

Paga 10

Engineering Specification

23-3-J15401

Engineering Standards | Lancaster, PA

Subject

Code

ACCEPTANCE SPECIFICATION

Super.

Paragraph 4 of Method 4081 shall specify:

- (a) Heating conditions
- (b) Cooling conditions
- 5. Preparation for Delivery Preparation for delivery shall be in accordance with MIL-S-195000E.
- C. Inspection Equipment

Exhibit A of this Test Plan lists the Electrical and Environmental test equipment to be used for the inspections of Tables I, II and III.

EXHIBIT A

ELECTRICAL AND ENVIRONMENTAL TEST EQUIPMENT

Method	Test Description	Status of Facility	Date of Last Calibration
2066	Physical Dimensions	"Co-No-Go" Gauge Available	3/16/79
4016.2	Reverse Current	Facilities available for A.C. Method. Temperature Controlled Oven available. (Tek. Osc. Type 564 used for Parameter Measurement).	1/31/79
Par. BA	Thermal Resistance	Engineering Test Facility available.	4/21/19
4011.3	Forward Voltage	Power Supply and Monitoring available.	4/20/19
4066.2	Surge Current	Surge Fwd. Current and Rev. Voltage Supplies are available.	4/21/19
4031	Reverse Recovery Time	JEDEC Test Circuit developed and test results correlate with RCA, Somerville, NJ, test data. Test equipment is operational. (Tek. Osc. Type 564 used for Parameter Measurement).	1/31/79
1001.1	Barometric Pressure (reduced)	Vacuum Chamber and $v_{\rm r}$ Supply available. Supply modified for half-wave operation.	When used
Par. B2	Blocking-Voltage Life Test	Oven and Supply are available. Supply modified for half-wave operation. (Tek. Osc. Type 531A used for Parameter Measurement).	8/29/18
1051.1	Theomal Shock Temperature Cycling	Test facility available at RCA, Lancaster, Environmental Test Laboratory.	3/11/79 12/26/78
1021.1	Moisture Resistance	Ditto	12/15/78 3/17/79
2016.2	Shock	Ditto	When used
2056	Vibration, Variable Freg.	Ditto	4/11/79 5/2/79

EXHIBIT A (Cont,)

ELECTRICAL AND ENVIRONMENTAL TEST EQUIPMENT

Method 1041.1	Test Description Salt Atmosphere (corrosion)	Status of Facility Test facility available at ECA. Jancaster. Environ-	of Last Calibration
Par. B3	Thermal Fatigue Test	mental Test Laboratory. Power Supply and Controller are available.	4/20/79

DRC 9/22,78 MPD 1/10/79 MPD 5/15/79